16-bit Microcontroller

CMOS

F²MC-16LX MB90335 Series MB90337/F337/V330A

DESCRIPTION

The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also Mini-HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
- The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
- Clock for USB is 48 MHz
- Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable
- Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating $V_{CC} = 3.3 \text{ V}$)
- The maximum memory space:16 Mbytes
- 24-bit addressing
- Bank addressing

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

Instruction system

- Data types: Bit, Byte, Word, Long word
- Addressing mode (23 types)
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multi-task

- Employing system stack pointer
- · Instruction set symmetry and barrel shift instructions

• Program Patch Function (2 address pointer)

- 4-byte instruction queue
- Interrupt function
 - Priority levels are programmable
 - 20 interrupts function

Data transfer function

- Extended intelligent I/O service function (EI2OS) : Maximum of 16 channels
- µDMAC : Maximum 16 channels

• Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time-base timer mode (with the oscillator clock and time-base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
- Package
 - LQFP-64P (FPT-64P-M09 : 0.65 mm pin pitch)
- Process : CMOS technology
- Operation guaranteed temperature: -40 °C to +85 °C (0 °C to +70 °C when USB is in use)

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

- I/O port : Max 45 ports
- Time-base timer : 1channel
- Watchdog timer : 1 channel
- 16-bit reload timer : 1 channel
- Multi-functional timer
 - 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse can be set by the program.
 - 16-bit PWC timer : 1 channel Timer function and pulse width measurement function

• UART : 2 channels

- Equipped with Full duplex double buffer with 8-bit length
- Asynchronous transfer or clock-synchronous serial (extended I/O serial) transfer can be set.
- Extended I/O serial interface : 1 channel

• DTP/External interrupt circuit (8 channels)

- · Activate the extended intelligent I/O service by external interrupt input
- · Interrupt output by external interrupt input

• Delayed interrupt output module

· Output an interrupt request for task switching

• USB : 1 channel

- USB function (conform to USB 2.0 Full Speed)
- Full Speed is supported/Endpoint are specifiable up to six.
- Dual port RAM (The FIFO mode is supported).
- Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
- USB Mini-HOST function

• I²C* Interface : 1 channel

- Supports Intel SM bus standards and Phillips I²C bus standards
- Two-wire data transfer protocol specification
- Master and slave transmission/reception

*: I²C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Phillips.

■ PRODUCT LINEUP

Part number	MB90V330A	MB90F337	MB90337			
Туре	For evaluation	Built-in Flash Memory	Built-in MASK ROM			
ROM capacity	No	64 Kbytes				
RAM capacity	28 Kbytes	4 Kbytes				
Emulator-specific power supply *	Used bit	_	_			
CPU functions	Number of basic instructions Minimum instruction execution time Addressing type Program Patch Function Maximum memory space	 : 351 instructions : 41.6 ns / at oscillation of 6 MHz (When 4 times are used : Machine clock of 24 MHz : 23 types : For 2 address pointers : 16 Mbytes 				
Ports	I/O Ports(CMOS) 45 ports					
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable. It can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels					
16-bit reload timer	16-bit reload timer operation Built-in 1 channel					
Multi-functional timer	8/16-bit PPG timer (8-bit mod 16-bit PWC timer \times 1 channe		$e \times 2$ channels)			
DTP/External interrupt	8 channels Interrupt factor : "L"→"H" edg	le /"H"→"L" edge /"L" level /'	'H" level selectable			
I ² C	1 channel					
Extended I/O serial interface	1 channel					
USB	1 channel USB function (conform to USB 2.0 Full Speed) USB Mini-HOST function					
Withstand voltage of 5 V	8 ports (Excluding UTEST and I/O for I ² C)					
Low Power Consumption Mode	Sleep mode/Timebase timer mode/Stop mode/CPU intermittent mode					
Process	CMOS					
Operating voltage Vcc	3.3 V \pm 0.3 V (at maximum m	achine clock 24 MHz)				


*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PACKAGES AND PRODUCT MODELS

Package	MB90337	MB90F337	MB90V330A
FPT-64P-M09 (LQFP-0.65 mm)	0	0	×
PGA-299C-A01 (PGA)	X	X	0

 \odot : Yes $~\times$: No

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*	Status at reset/ function	Function
46 , 47	X0, X1	А	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the X1 pin side unconnected.
23	RST	F	Reset input	External reset input pin.
25 to 32	P00 to P07	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)
33 to 40	P10 to P17	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
41 to 44	P20 to P23	D		General purpose input/output port.
45	P24	D		General purpose input/output port.
-10	PPG0	D		Functions as output pins of PPG timers ch.0.
51 to 53	P25 to P27	D		General purpose input/output port.
51 10 50	PPG1 to PPG3			Functions as output pins of PPG timers ch.1 to ch.3.
62	P40	н		General purpose input/output port.
02	TINO			Function as event input pin of 16-bit reload timer.
63	P41	н		General purpose input/output port.
00	TOT0		Port input	Function as output pin of 16-bit reload timer.
11	P42	н	(Hi-Ż)	General purpose input/output port.
	SIN0			Functions as a data input pin for UART ch.0.
12	P43	н		General purpose input/output port.
12	SOT0			Functions as a data output pin for UART ch.0.
13	P44	н		General purpose input/output port.
10	SCK0			Functions as a clock I/O pin for UART ch.0.
14	P45	н		General purpose input/output port.
14	SIN1			Functions as a data input pin for UART ch.1.
15	P46	H		General purpose input/output port.
15	SOT1			Functions as a data output pin for UART ch.1.
16	P47	Н		General purpose input/output port.
	SCK1			Functions as a clock I/O pin for UART ch.1.
50	P50	К		General purpose input/output port.
64	P51	К		General purpose input/output port.
17, 18	P52, P53	K		General purpose input/output port.
24	P54	К		General purpose input/output port.

(Continued)

(Continued)

Pin no.	Pin name	I/O Circuit type*	Status at reset/ function	Function	
	P60, P61	0		General purpose input/output port (withstand voltage of 5 V).	
54, 55	INT0, INT1	С		Functions as the input pin for external interrupt ch.0 and ch.1.	
	P62			General purpose input/output port (withstand voltage of 5 V).	
56	INT2	С		Functions as the input pin for external interrupt ch.2.	
	SIN			Data input pin for extended I/O serial interface.	
	P63			General purpose input/output port (withstand voltage of 5 V).	
57	INT3	С		Functions as the input pin for external interrupt ch.3.	
	SOT			Data output pin for extended I/O serial interface.	
	P64			General purpose input/output port (withstand voltage of 5 V).	
58	INT4	С		Functions as the input pin for external interrupt ch.4.	
	SCK		Port input	Clock I/O pin for extended I/O serial interface.	
	P65		(Hi-Z)	General purpose input/output port (withstand voltage of 5 V) .	
59	INT5	С	~ /	Functions as the input pin for external interrupt ch.5.	
	PWC			Functions as the PWC input pin.	
	P66			General purpose input/output port (withstand voltage of 5 V) .	
	INT6			Functions as the input pin for external interrupt ch.6.	
60		С		Functions as the input/output pin for I ² C interface clock. The po	
	SCL0			output must be placed in Hi-Z state during I ² C interface operation.	
	P67			General purpose input/output port (withstand voltage of 5 V).	
61	INT7	INT7 C		Functions as the input pin for external interrupt ch.7.	
01	SDA0	C		Functions as the I ² C interface data input/output pin. The port of put must be placed in Hi-Z state during I ² C interface operation	
1	UTEST	С	UTEST input	USB test pin. Connect this to a pull-down resistor during normal usage.	
3	DVM	J		USB function D – pin.	
4	DVP	J	USB input	USB function D + pin.	
7	HVM	J	(SUSPEND)	USB Mini-HOST D – pin.	
8	HVP	J		USB Mini-HOST D + pin.	
10	HCON	Е	High output	External pull-up resistor connection pin.	
21, 22	MD1, MD0	В			
20	MD2	G	Mode input	Input pin for selecting operation mode.	
5	Vcc			Power supply pin.	
9	Vcc			Power supply pin.	
49	Vcc			Power supply pin.	
2	Vss		Power	Power supply pin (GND).	
6	Vss		supply	Power supply pin (GND).	
19	Vss			Power supply pin (GND).	
48	Vss	<u> </u>		Power supply pin (GND).	

* : For circuit information, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	 Oscillation feedback resistor of approx. 1 MΩ With standby control
В	CMOS hysteresis input	CMOS hysteresis input
С	N-ch Nout N-ch Nout	 CMOS hysteresis input N-ch open drain output
D	P-ch Pout N-ch Nout N-ch CMOS hysteresis input Standby control signal	 CMOS output CMOS hysteresis input (With input interception function at standby) Notes : Share one output buffer because both output of I/O port and internal resource are used. Share one input buffer because both input of I/O port and internal resource are used.
E	P-ch Pout N-ch Nout	CMOS output
F	CMOS hysteresis input	CMOS hysteresis input with pull-up resistor
G	CMOS hysteresis R S	 CMOS hysteresis input with pull-down resistor of approx. 50 kΩ Flash product is not provided with pull-down resistor.

(Continu		
Туре	Circuit	Remarks
н	P-ch P-ch P-ch P-ch P-ch Pout Signal N-ch Nout M-ch CMOS hysteresis input Standby control signal	 CMOS output CMOS hysteresis input (With input interception function at standby) With open drain control signal
I	CTL P-ch P-ch P-ch Pout N-ch Nout M-ch CMOS input Standby control signal	 CMOS output CMOS input (With input interception function at standby) Programmable input pull-up resistor
J	D + input D - input D - input Differential input Full D + output Low D + output Low D - output Direction Speed	USB I/O pin
к	P-ch Pout N-ch Nout 777 CMOS input Standby control signal	 CMOS output CMOS input (With input interception function at standby)

HANDLING DEVICES

1. Preventing latch-up and turning on power supply

latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins.
- A voltage higher than the rated voltage is applied between Vcc and Vss.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using CMOS IC, take great care to prevent the occurrence of latch-up.


2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

3. About the attention when the external clock is used

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When suing an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



4. Treatment of power supply pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between Vcc and Vss pins near this device.

5. About crystal oscillator circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

6. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.


7. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be stabilized so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.


8. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

BLOCK DIAGRAM




MEMORY MAP




- Notes : When the ROM mirror function register has been set, the mirror image data at upper addresses ("FF8000H to FFFFFH") of bank FF is visible from the upper addresses ("008000H to 00FFFFH") of bank 00.
 - The ROM mirror function is effective for using the C compiler small model.
 - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
 - When the C compiler small model is used, the data table mirror image can be shown at "008000_H to 00FFFF_H" by storing the data table at "FF8000_H to FFFFFF_H". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.

■ F²MC-16L CPU PROGRAMMING MODEL


• Dedicated register



• General purpose registers



Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value				
00000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB				
000001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXXB				
000002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB				
00003н		Prohibited							
000004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB				
000005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXB				
00006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB				
000007н to 00000Fн		Prohibite	ed						
000010н	DDR0	Port 0 Direction Register	R/W	Port 0	000000000				
000011н	DDR1	Port 1 Direction Register	R/W	Port 1	00000000 _B				
000012н	DDR2	Port 2 Direction Register	R/W	Port 2	00000000				
000013н		Prohibite	ed		•				
000014н	DDR4	Port 4 Direction Register	R/W	Port 4	000000000				
000015 н	DDR5	Port 5 Direction Register	R/W	Port 5	00000 _B				
000016н	DDR6	Port 6 Direction Register	R/W	Port 6	00000000 _B				
000017н to 00001Ан		Prohibite	ed						
00001Bн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (Open-drain control)	000000000				
00001Cн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	00000000 _B				
00001DH	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	000000000B				
00001Eн		Prohibite							
00001Fн		FIOLIDIC	u						
000020н	SMR0	Serial Mode Register 0	R/W		$0\ 0\ 1\ 0\ 0\ 0\ 0_B$				
000021н	SCR0	Serial Control Register 0	R/W		00000100 _B				
000022н	SIDR0	Serial Input Data Register 0	R	UART0	XXXXXXXX				
000022H	SODR0	Serial Output Data Register 0	W		ллллллв				
000023н	SSR0	Serial Status Register 0	R/W	-	0000100 _B				
000024н	UTRLR0	UART Prescaler Reload Register 0	R/W	Communication	00000000 _B				
000025н	UTCR0	UART Prescaler Control Register 0	R/W	Prescaler (UART0)	0000-000 _B				
000026н	SMR1	Serial Mode Register 1	R/W	UART1	0010000 _B				
000027н	SCR1	Serial Control Register 1	R/W		00000100 _B				
000000	SIDR1	Serial Input Data Register 1	R		~~~~~				
000028н	SODR1	Serial Output Data Register 1	W		XXXXXXXXB				
000029н	SSR1	Serial Status Register 1	R/W	1	00001000				

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value		
00002Ан	UTRLR1	UART Prescaler Reload Register 1	R/W	Communication	00000000		
00002Вн	UTCR1	UART Prescaler Control Register 1	R/W	Prescaler (UART1)	0000-000		
00002Сн							
to		Prohibited					
00003Вн				1			
00003Сн	ENIR	DTP/Interrupt Enable Register	R/W	-	00000000		
00003Dн	EIRR	DTP/Interrupt source Register	R/W	DTP/External	00000000		
00003Ен	ELVR	Request Level Setting Register Lower	R/W	interrupt	00000000		
00003Fн		Request Level Setting Register Upper	R/W		00000000		
000040н							
to 000045⊦	Prohibited						
000043н 000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch.0	0X0 0 0XX1в		
000040н 000047н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch.1	0X0 0 0 0 X IB		
000047н 000048н	PPGC1 PPGC2	PPG1 Operation Mode Control Register	R/W	PPG ch.2	0X0 0 0 0 0 1в 0X0 0 0XX1в		
			-				
000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch.3	0X0 0 0 0 0 1 _B		
00004Ан		Prohibited					
00004Bн							
00004Cн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch.0/ch.1	0 0 0 0 0 0 0XXE		
00004Dн		Prohibited					
00004Ен	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch.2/ch.3	0 0 0 0 0 XX		
00004Fн		Prohibited					
to 000057н		Prohibited					
000058н					XXXX0 0 0 0 _B		
000059н	SMCS	Serial Mode Control Status Register	R/W	Extended Serial	00000010		
00005Ан	SDR	Serial Data Register	R/W	I/O	XXXXXXXXB		
		Communication Prescaler Control		Communication			
00005Вн	SDCR	Register	R/W	Prescaler	0XXX0 0 0 0 _B		
00005Сн	PWCSR	PWC Control Status Register	R/W		00000000		
00005Dн				16-bit	0 0 0 0 0 0 X		
00005Ен	PWCR	PWC Data Buffer Register	R/W	PWC Timer	00000000		
00005Fн		i we bala baller negister	11/ • •		000000000		
000060н	DIVR	PWC Dividing Ratio Control Register	R/W		00в		
000061н		Prohibited					
000062н	TMCSR0	Timer Control Status Register	R/W		000000000		
000063н			I 1/ V V		XXXX 0 0 0 0B		
000064	TMR0	16-bit Timer Register Lower	R	16-bit Reload	XXXXXXXXB		
000064н	TMRLR0	16-bit Reload Register Lower	W	Timer	XXXXXXXXB		
000005	TMR0	16-bit Timer Register Upper	R	1	XXXXXXXXB		
000065н	TMRLR0	16-bit Reload Register Upper	W	1	XXXXXXXXB		
		- ••		1	(Continued		

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value	
000066н to 00006Ен		Prohibited				
00006Fн	ROMM	ROM Mirroring Function Selection Register	W	ROM Mirror Function Selection Module	1 1 в	
000070н	IBSR0	I ² C Bus Status Register	R		00000000 _B	
000071н	IBCR0	I ² C Bus Control Register	R/W		00000000	
000072н	ICCR0	I ² C Bus Clock Control Register	R/W	I ² C Bus Interface	XX 0 XXXXX _B	
000073н	IADR0	I ² C Bus Address Register	R/W		XXXXXXXXB	
000074н	IDAR0	I ² C Bus Data Register	R/W		XXXXXXXXB	
000075н to 00009Ан		Prohibited				
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W	514.0	000000000	
00009Сн	DSRL	DMA Status Register Lower	R/W	μDMAC	00000000 _B	
00009Dн	DSRH	DMA Status Register Upper	R/W		000000000B	
00009Eн	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0 0 _B	
00009Fн	DIRR	Delayed Interrupt Source generate/ release Register	R/W	Delayed Interrupt	Ов	
0000A0н	LPMCR	Low Power Consumption Mode Control Register	R/W	Low Power Consumption control circuit	00011000в	
0000A1н	CKSCR	Clock Selection Register	R/W	Clock	1111100 _B	
0000А2н		Prohibited	1	L	I	
0000АЗн		Prohibited				
0000A4н	DSSR	DMA Stop Status Register	R/W	μDMAC	000000000	
0000А5н to 0000А7н		Prohibited				
0000A8H	WDTC	Watchdog Timer Control Register	R/W	Watchdog Timer	Х - ХХХ 1 1 1в	
0000A9н	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 0 0 1 0 Ов	
0000ААн		-	1	1	1	
0000ABH	Prohibited					
0000ACH	DERL	DMA Enable Register Lower	R/W		00000000	
0000ADн	DERH	DMA Enable Register Upper	R/W	– uDMAC	00000000	
0000AEн	FMCS	Flash Memory Control Status Register	R/W	Flash Memory I/F	000X000 _B	
0000AFн		Prohibited	1	<u> </u>	1	

I

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
0000В1н	ICR01	Interrupt Control Register 01	R/W		00000111в
0000В2н	ICR02	Interrupt Control Register 02	R/W		00000111
0000ВЗн	ICR03	Interrupt Control Register 03	R/W		00000111в
0000B4н	ICR04	Interrupt Control Register 04	R/W	-	00000111
0000В5н	ICR05	Interrupt Control Register 05	R/W	-	00000111
0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111 _B
0000В7 н	ICR07	Interrupt Control Register 07	R/W	Interrupt	00000111 _B
0000B8H	ICR08	Interrupt Control Register 08	R/W	Controller	00000111 _B
0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111 _B
0000BAH	ICR10	Interrupt Control Register 10	R/W		00000111 _B
0000ВВн	ICR11	Interrupt Control Register 11	R/W		00000111 _B
0000BCH	ICR12	Interrupt Control Register 12	R/W		00000111 _B
0000BDн	ICR13	Interrupt Control Register 13	R/W		00000111 _B
0000BEн	ICR14	Interrupt Control Register 14	R/W	-	00000111 _B
0000BFH	ICR15	Interrupt Control Register 15	R/W		00000111
0000С0н	HCNT0	Host Control Register 0	R/W		00000000 _B
0000C1н	HCNT1	Host Control Register 1	R/W		00000001 _B
0000С2н	HIRQ	Host Interruption Register	R/W		00000000 _B
0000СЗн	HERR	Host Error Status Register	R/W		0000011 _B
0000C4 _H	HSTATE	Host State Status Register	R/W		XX 0 1 0 0 1 0 _B
0000С5н	HFCOMP	SOF Interrupt FRAME Compare Reg- ister	R/W		000000000
0000С6н			R/W		00000000 _B
0000C7H	HRTIMER	Retry Timer Setting Register	R/W	USB Mini-HOST	00000000 _B
0000C8H			R/W		XXXXXX 0 0 _B
0000С9н	HADR	Host Address Register	R/W		ХООООООВ
0000САн	HEOF	EOF Setting Register	R/W		00000000 _B
0000CBH	TILOI		R/W		XX 0 0 0 0 0 0 _B
0000ССн	HFRAME	EDAME Sotting Degister	R/W	-	00000000 _B
0000CDH		FRAME Setting Register	R/W		XXXXX 0 0 0 _B
0000CEH	HTOKEN	Host Token End Point Register	R/W	1	0 0 0 0 0 0 0 0 0 _B
0000CFH		Prohibited	I	•	
0000D0H		UDC Control Degister	R/W	USB Function	1010000 _B
0000D1н	UDCC	CC UDC Control Register	R/W		0 0 0 0 0 0 0 0 0 _B
					(Continued)

(Continued)

000003н. EP0C EP0 Control Register R/W 0000054: EP1C EP1 Control Register R/W 0000054: EP2C EP1 Control Register R/W 0000054: EP2C EP2 Control Register R/W 0000054: EP3C EP3 Control Register R/W 0000054: CP3C EP3 Control Register R/W 0000054: CP4C EP4 Control Register R/W 0000054: CP5C EP5 Control Register R/W 0000054: UDCS LDC Status Register R/W 0000054: UDCS UDC Status Register R/W 0000054: UDC Status Register R/W 0000054: EP0IS EP0I Status Register R/W 0000054: EP0S EP02 Status Register R/W 0000057: EP1S EP1 Status Register R/W 00000564: EP2S EP2 Status Register R 0000057: EP1S EP1 Status Register R/W 00000564: EP4S <th>Address</th> <th>Register abbreviation</th> <th>Register</th> <th>Read/ Write</th> <th>Resource name</th> <th>Initial Value</th>	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000003:: EP1C EP1 Control Register R/W 000005:: EP2C EP2 Control Register R/W 000005:: EP3C EP2 Control Register R/W 000005:: EP3C EP3 Control Register R/W 000005:: EP3C EP3 Control Register R/W 000005:: EP3C EP4 Control Register R/W 000005:: 000000: EP5C EP5 Control Register R/W 000005:: 00000: UDC Status Register R/W 000000: UDC Interrupt Enable Register R/W 000002:: UDC Interrupt Enable Register R/W 000002:: EP0IS EP0I Status Register R/W 000002:: EP1S EP1 Status Register R/W 000002:: EP3S EP3 Status Register R/W 000002:: EP4S EP4 Status Register R/W 000002:: EP4S EP4 Status Register R/W 000002:: EP3 Status Register R/W 000000:: EP4S <td>0000D2н</td> <td>EDOC</td> <td>EPO Control Pagistor</td> <td>R/W</td> <td></td> <td>0100000</td>	0000D2н	EDOC	EPO Control Pagistor	R/W		0100000
000005н. EP1C EP1 Control Register R/W 000005н. EP2C EP2 Control Register R/W 000005h. EP3C EP3 Control Register R/W 000005h. EP3C EP3 Control Register R/W 000005h. EP3C EP4 Control Register R/W 000005h. EP4C EP4 Control Register R/W 000005h. EP5C EP5 Control Register R/W 000005h. EP5C EP5 Control Register R/W 000005h. UDCS UDC Status Register R/W 000005h. UDC Interrupt Enable Register R/W 000005h. UDC Interrupt Enable Register R/W 000005h. UDC Status Register R/W 000005h. EP0IS EP0I Status Register R/W 000005h. EP1S EP1 Status Register R/W 000005h. EP2S EP2 Status Register R/W 000005h. EP3 Status Register R/W 000005h. EP4S EP4 Status Register	0000D3н	EFUC		R/W		XXXX 0 0 0 0 _B
000005sr. Control Register R/W 000005sr. EP2C EP2 Control Register R/W 000005sr. EP3 Control Register R/W 000005sr. EP4C EP3 Control Register R/W 000005sr. EP4C EP4 Control Register R/W 000005br. EP4C EP4 Control Register R/W 000005br. EP5 Control Register R/W 000005br. EP5C EP5 Control Register R/W 000005br. UDCS UDC Status Register R/W 000005br. UDCI UDC Interrupt Enable Register R/W 000005cr. EP0IS EP0I Status Register R/W 000005cr. EP1S EP1 Status Register R/W 000005cr. EP3S EP3 Status Register R/W 000005cr. EP4S EP4 Status Register R/W 000005cr. EP3 Status Register R/W N/W 000005cr. EP4 Status Register R/W N/W 000005cr. EP4 Status Register	0000D4н		ED1 Control Decistor	R/W		00000000
000007/r. EP2C EP2 Control Register R/W 00000B4. EP3C EP3 Control Register R/W 00000D4. EP3C EP3 Control Register R/W 00000D4. EP4C EP4 Control Register R/W 00000D5. EP5C EP5 Control Register R/W 00000D6. EP5C EP5 Control Register R/W 00000D7. 00000D7. Time Stamp Register R 00000D7. UDCS UDC Status Register R/W 00000D7. UDCS UDC Status Register R/W 00000D7. EP0IS EP0I Status Register R/W 00000D3. EP0IS EP0O Status Register R/W 00000E3 EP1S EP1 Status Register R/W 00000E4 EP3S EP3 Status Register R 00000E4 EP4 Status Register R/W N/W 00000E4 EP3S EP5 Status Register R 00000E4 EP4 Status Register R/W N/W 00000E4 </td <td>0000D5н</td> <td>EPIC</td> <td>EPT Control Register</td> <td>R/W</td> <td></td> <td>01100001в</td>	0000D5н	EPIC	EPT Control Register	R/W		01100001в
000007/н C R/W 00000BH EP3C EP3 Control Register R/W 00000BH EP4C EP4 Control Register R/W 00000DH EP5C EP5 Control Register R/W 00000DH O0000DH EP5C EP5 Control Register R/W 00000DH UDCS UDC Status Register R/W R 00000E1+ UDCIE UDC Interrupt Enable Register R/W R 00000E3+ EP0IS EP0I Status Register R/W R 0000E3+ EP0S EP0 Status Register R/W R 0000E3+ EP1S EP1 Status Register R R 0000E4+ EP3S EP3 Status Register R R 0000E5+ EP4S EP4 Status Register R R 00000E4+ E	0000D6н		ED0 Control Deviator	R/W		0100000
000009+ 00000DA+ 00000DA+ 00000DA+ 00000DC+ 00000DC+ 00000DC+ 00000DC+ 00000DC+ 00000DC+ 00000DC+ 00000DC+ 00000E0+ 0000E0+ 0000E1+ 0DCS EP5C EP5 Control Register R/W 00000DC+ 00000DC+ 00000DC+ 00000E0+ 00000E0+ 00000E3+ 00000E3+ 00000E3+ 00000E3+ 00000E4+ EP1S EP0O Status Register R/W R/W R/W 00000E3+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ EP1S EP1 Status Register R/W R/W 0000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ EP2S EP2 Status Register R/W R/W 00000E5+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ 00000E4+ EP2S EP4 Status Register R/W R/W 00000E4+ 00000E4+ 00000E4+ 00000E4+ EP2S EP4 Status Register R/W R/W 00000E4+ 00000E4+ 00000E4+ EP4S EP4 Status Register R/W R/W 00000E4+ 00000E5+ 00000E7+ EP1DT EP1 Data Register R/W R/W 00000E4+ 00000F4+ 00000F5+ 00000F5+ EP2DT EP1 Data Register R/W R/W 00000F5+ 00000F5+ 00000F5+ EP2DT EP2 Data Register R/W R/W 00000F5+ 00000F5+ EP4DT EP4 Data Register R/W R/W 00000F5+ 00000F5+ EP4DT EP4 Data Register R/W R/W	0000D7н	EP20	EP2 Control Register	R/W	-	01100000в
00000D34. EP4C EP4 Control Register R/W 00000D4. EP4C EP4 Control Register R/W 00000D5. EP5 Control Register R/W 00000D6. EP5C EP5 Control Register R/W 00000D6. UDCS UDC Status Register R 00000E1. UDCS UDC Interrupt Enable Register R/W 00000E3. EP0IS EP0I Status Register R/W 00000E4. UDCS EP0I Status Register R/W 00000E4. EP0IS EP0I Status Register R/W 00000E4. EP0S EP0O Status Register R/W 00000E4. EP1S EP1 Status Register R/W 00000E4. EP2S EP2 Status Register R/W 00000E5 EP3S EP3 Status Register R 00000E4. EP3S EP4 Status Register R 00000E5 EP4 Status Register R N/W 00000E6 EP4S EP4 Status Register R/W 00000E7 <td< td=""><td>0000D8н</td><td></td><td>ED2 Control Degister</td><td>R/W</td><td></td><td>0100000</td></td<>	0000D8н		ED2 Control Degister	R/W		0100000
O0000BH EP4C EP4 Control Register R/W 00000DCh EP5C EP5 Control Register R/W 00000DFh TMSP Time Stamp Register R 00000DFh TMSP Time Stamp Register R 00000DFh UDCS UDC Status Register R/W 00000E0h UDCS UDC Interrupt Enable Register R/W 00000E3h EP0IS EP0I Status Register R/W 00000E6h EP0IS EP0I Status Register R/W 00000E6h EP1S EP1 Status Register R/W 00000E6h EP1S EP1 Status Register R/W 00000E4h EP2S EP2 Status Register R 00000E6h EP3S EP3 Status Register R 00000E7h EP4S EP4 Status Register R 00000E7h EP4S EP4 Status Register R 00000E7h EP4S EP4 Status Register R/W 00000E7h EP0DT EP0 Data Register R/W 00000F3h	0000D9н	EP3C	EP3 Control Register	R/W		01100000в
0000DBH C R/W 0000DCH EP5C EP5 Control Register R/W 0000DEH TMSP Time Stamp Register R 0000DEH UDCS UDC Status Register R/W 0000E2H UDCIE UDC Interrupt Enable Register R/W 0000E2H UDCIE UDC Interrupt Enable Register R/W 00000E3H EP0IS EP0I Status Register R/W 00000E4H EP0OS EP0 Status Register R/W 00000E5H EP1S EP1 Status Register R/W 00000E6H EP2S EP2 Status Register R/W 00000E6H EP3S EP3 Status Register R/W 00000E6H EP4S EP4 Status Register R 00000E7H EP4S EP4 Status Register R 00000E7H EP1DT EP1 Data Register R 00000E7H EP1DT EP1 Data Register R/W 00000E7H EP2DT EP2 Data Register R/W 00000F3H EP2DT EP2 D	0000DAн		ED4 Control Desistor	R/W		0100000
O000DDrive EP5C EP5 Control Register R/W 0000DErit TMSP Time Stamp Register R 0000E0+ UDCS UDC Status Register R/W 0000E0+ UDCIE UDC Interrupt Enable Register R/W 0000E2+ EP0IS EP0I Status Register R/W 0000E3+ EP0IS EP0I Status Register R/W 0000E4+ EP0OS EP0O Status Register R/W 0000E6+ 0000E7+ EP1 Status Register R 0000E7+ EP1S EP1 Status Register R 0000E6+ EP2S EP2 Status Register R 0000E4+ EP3S EP3 Status Register R 0000E6+ EP4S EP4 Status Register R 0000E7+ EP3 EP3 Status Register R 0000E7+ EP4S EP4 Status Register R 00000E7+ EP4S EP4 Status Register R 00000E7+ EP55 EP5 Status Register R/W 00000F2+ EP1D	0000DBн	EP4C	EP4 Control Register	R/W		01100000в
0000DDh TMSP Time Stamp Register R 0000DF+ Time Stamp Register R 0000DF+ UDCS UDC Status Register R/W 00000E0+ UDCIE UDC Interrupt Enable Register R/W 0000E2+ EP0IS EP0I Status Register R/W 0000E5+ EP0OS EP0O Status Register R/W 0000E6+ EP1S EP1 Status Register R/W 0000E8+ EP2S EP2 Status Register R/W 0000E8+ EP3S EP3 Status Register R/W 0000E6+ EP4S EP4 Status Register R/W 0000E8+ EP3S EP3 Status Register R/W 0000E7+ EP4S EP4 Status Register R/W 0000E7+ EP4S EP4 Status Register R/W 0000F0+ EP4S EP4 Status Register R/W 0000F0+ EP1DT EP1 Data Register R/W 0000F2+ EP2DT EP2 Data Register R/W 0000F3+ EP2DT EP3	0000DCн		EDE Control Decistor	R/W		0100000
O0000FH TMSP Time Stamp Register R 00000E0+ UDCS UDC Status Register R/W 0000E1+ UDCIE UDC Interrupt Enable Register R/W 0000E2+ EP0IS EP0I Status Register R/W 0000E3+ EP0IS EP0I Status Register R/W 0000E4+ EP0OS EP0O Status Register R/W 0000E6+ EP1S EP1 Status Register R/W 0000E6+ EP2S EP2 Status Register R/W 0000E4+ EP3S EP3 Status Register R/W 0000E4+ EP3S EP3 Status Register R 0000E6+ EP4S EP4 Status Register R 0000E7+ EP1S EP3 Status Register R 0000E6+ EP4S EP4 Status Register R 0000E7+ EP4DT EP0 Data Register R/W 0000F0+ EP1DT EP1 Data Register R/W 0000F1+ EP2DT EP2 Data Register R/W 00000F5+ EP2DT <td>0000DDн</td> <td>EPSC</td> <td>EPS Control Register</td> <td>R/W</td> <td></td> <td>01100000в</td>	0000DDн	EPSC	EPS Control Register	R/W		01100000в
0000DFHImage: ConstructionR0000E0HUDCSUDC Status RegisterR/W0000E1HUDCIEUDC Interrupt Enable RegisterR/W0000E2HEPOISEPOI Status RegisterR/W0000E3HEPOOSEPOO Status RegisterR/W0000E6HEP1SEP1 Status RegisterR/W0000E8HEP2SEP2 Status RegisterR0000E8HEP3SEP3 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E7HEP4SEP4 Status RegisterR0000E4HEP3SEP3 Status RegisterR0000E7HEP4SEP4 Status RegisterR0000E7HEP4SEP4 Status RegisterR0000E7HEP4SEP4 Status RegisterR0000E7HEP5SEP5 Status RegisterR0000E7HEP0DTEP0 Data RegisterR/W0000F0HEP1DTEP1 Data RegisterR/W0000F2HEP2DTEP2 Data RegisterR/W0000F2HEP2DTEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4	0000DEн	TMCD	Time Stown Desister	R		00000000 _B
0000E1н UDCIE UDC Interrupt Enable Register R/W 0000E2н EP0IS EP0I Status Register R/W 0000E3н EP0OS EP0O Status Register R/W 0000E4H EP0OS EP0O Status Register R/W 0000E6H EP1S EP1 Status Register R 0000E3H EP1S EP1 Status Register R 0000E3H EP2S EP2 Status Register R 0000E3H EP3 Status Register R 0000E3H EP3 Status Register R 0000E3H EP4 Status Register R 0000E3H EP3 Status Register R 0000E3H EP3 Status Register R 0000E3H EP4 Status Register R 0000E3H EP4 Status Register R 0000E3H EP5 Status Register R 0000E4H EP5 Status Register R 0000E4H EP0DT EP0 Data Register R/W 0000F3H EP1DT EP1 Data Register R/W <	0000DFн	TMSP	Time Stamp Register	R		XXXXX0 0 0B
0000E2H 0000E3HEP0ISEP0I Status RegisterR/W R/W0000E3HEP0O Status RegisterR/W, R R/W, R0000E5HEP0O Status RegisterR/W, R R/W0000E6H 0000E6HEP1SEP1 Status RegisterR R/W0000E7HEP1SEP1 Status RegisterR R/W0000E8H 0000E8HEP2SEP2 Status RegisterR R/W0000E8H 0000E8HEP3SEP3 Status RegisterR R/W0000E0H 0000E0HEP4SEP4 Status RegisterR R/W0000E7HEP5 Status RegisterR R/W0000E7H 0000E7HEP0 Data RegisterR R/W0000E7H 0000F0HEP0DTEP0 Data RegisterR/W R/W0000F2H 0000F3HEP1DTEP1 Data RegisterR/W R/W0000F3H 0000F3HEP2DTEP2 Data RegisterR/W R/W0000F6H 0000F6HEP3DTEP3 Data RegisterR/W R/W0000F6H 0000F6HEP3DTEP3 Data RegisterR/W R/W0000F6H 0000F6HEP3DTEP3 Data RegisterR/W R/W0000F6H 0000F6HEP3DTEP3 Data RegisterR/W R/W0000F6H 0000F6HEP4DTEP4 Data RegisterR/W R/W0000F8HEP4DTEP4 Data RegisterR/W R/W	0000E0H	UDCS	UDC Status Register	R/W		XX0 0 0 0 0 0 _B
0000E3HEP0I Status RegisterR/W0000E4HEP0OSEP0O Status RegisterR/W, R0000E5HEP1SEP1 Status RegisterR/W0000E6HEP1SEP1 Status RegisterR0000E7HEP1SEP2 Status RegisterR0000E8HEP2SEP2 Status RegisterR0000E0HEP3SEP3 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E0HEP5SEP5 Status RegisterR0000E7HEP0DTEP0 Data RegisterR/W0000F1HEP1DTEP1 Data RegisterR/W0000F3HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F7HEP2DTEP2 Data RegisterR/W0000F6HEP4DTEP3 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4 Data RegisterR/W<	0000E1н	UDCIE	UDC Interrupt Enable Register	R/W		00000000 _B
0000E3HProvide the temperatureR/W0000E3HEP0OSEP0O Status RegisterR/W, R0000E5HEP1SEP1 Status RegisterR0000E6HEP1SEP1 Status RegisterR0000E8HEP2SEP2 Status RegisterR0000E8HEP3SEP3 Status RegisterR0000E6HEP4SEP4 Status RegisterR0000E6HEP4SEP4 Status RegisterR0000E6HEP4SEP4 Status RegisterR0000E7HEP4SEP5 Status RegisterR0000E7HEP1DTEP0 Data RegisterR/W0000E7HEP1DTEP1 Data RegisterR/W0000F1HEP2DTEP2 Data RegisterR/W0000F3HEP2DTEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F7HEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4 Data RegisterR/W0000F8HEP4 Data RegisterR/W0000F8HEP4 Data RegisterR/W0000F8HE	0000E2н		EDOL Status Desister	R/W		XXXXXXXXB
0000E5HEPOOSEPOO Status RegisterR/W0000E6HEP1SEP1 Status RegisterR0000E7HEP1SEP1 Status RegisterR0000E8HEP2SEP2 Status RegisterR0000E9HEP3SEP3 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E6HEP4SEP4 Status RegisterR0000E7HEP5 Status RegisterR0000E7HEP0DTEP0 Data RegisterR0000E7HEP1DTEP1 Data RegisterR/W0000F2HEP2DTEP2 Data RegisterR/W0000F3HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP2 Data RegisterR/W0000F6HEP2DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP4 Data RegisterR/W0000F7HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W	0000E3н	EPUIS	EFUI Status negister	R/W		1 0 XXX 1 XX _B
00000E5HEP1 Status RegisterR/W0000E6HEP1SEP1 Status RegisterR0000E7HEP2SEP2 Status RegisterR0000E8HEP2SEP2 Status RegisterR0000E9HEP3SEP3 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E0HEP4SEP4 Status RegisterR0000E0HEP4SEP5 Status RegisterR0000E0HEP5 Status RegisterR0000E0HEP0 Data RegisterR/W0000F0HEP1DTEP1 Data RegisterR/W0000F2HEP2 Data RegisterR/W0000F3HEP2DTEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP4DTEP4 Data RegisterR/W0000F6H <td>0000E4H</td> <td></td> <td>EDOO Status Desister</td> <td>R/W, R</td> <td></td> <td>0 XXXXXXXB</td>	0000E4H		EDOO Status Desister	R/W, R		0 XXXXXXXB
0000E6H 0000E7HEP1SEP1 Status RegisterR R/W0000E7HEP2SEP2 Status RegisterR0000E8H 0000E9HEP2SEP2 Status RegisterR0000E9HEP3SEP3 Status RegisterR0000E0H 0000E0HEP4SEP3 Status RegisterR0000E0H 0000E0HEP4SEP4 Status RegisterR0000E0H 0000E0HEP4SEP5 Status RegisterR0000E0H 0000E0HEP5SEP5 Status RegisterR/W0000E0H 0000E0HEP0DTEP0 Data RegisterR/W0000E1H 0000F0H 0000F1HEP1DTEP1 Data RegisterR/W0000F2H 0000F3HEP1DTEP1 Data RegisterR/W0000F3H 0000F3HEP2 Data RegisterR/WXXXXXXX8XXXXXXX8XXXXXXX8XXXXXXX80000F5H 0000F5HEP2 Data RegisterR/WXXXXXXX80000F6H 0000F6HEP3DTEP3 Data RegisterR/WXXXXXXX80000F6H 0000F6HEP3DTEP3 Data RegisterR/WXXXXXXX80000F6H 0000F6HEP4DTEP4 Data RegisterR/WXXXXXXX80000F6H 0000F6HEP4 Data RegisterR/WXXXXXXX80000F6H 0000F6HEP4 Data RegisterR/WXXXXXXX80000F6H 0000F6HEP4 Data RegisterR/WXXXXXXX80000F6H 0000F8HEP4 Data RegisterR/WXXXXXXX80000F6H 0000F8HEP4 Data RegisterR/WXXXXXXX80000F7HEP4 Data Register<	0000E5н	EF003	EFOO Status Register	R/W	LICE Eurotion	100XX000B
0000E7HProvided and a constraint of the c	0000E6н	ED19	ED1 Status Pagistar	R		XXXXXXXXB
O000E9HEP2SEP2 Status RegisterR/W0000EAHEP3SEP3 Status RegisterR0000EBHEP3SEP3 Status RegisterR0000ECHEP4SEP4 Status RegisterR0000ECHEP4SEP4 Status RegisterR0000ECHEP4SEP4 Status RegisterR0000ECHEP5SEP5 Status RegisterR0000EFHEP0DTEP0 Data RegisterR/W0000F0HEP1DTEP1 Data RegisterR/W0000F2HEP1DTEP1 Data RegisterR/W0000F3HEP2DTEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4 Data RegisterR/W0000F8HEP4 DTEP4 Data Register0000F8HEP4 DTEP4 Data Register000	0000E7н	LIIS		R/W		$1\ 0\ 0\ 0\ 0\ 0\ X_B$
0000E9HEP3SEP3 Status RegisterR0000EBHEP3SEP3 Status RegisterR0000EDHEP4SEP4 Status RegisterR0000EDHEP4SEP4 Status RegisterR0000ECHEP5SEP5 Status RegisterR0000EFHEP5SEP5 Status RegisterR0000F0HEP0 Data RegisterR/W0000F2HEP1DTEP0 Data Register0000F3HEP1DTEP1 Data Register0000F5HEP2 Data RegisterR/W0000F5HEP3 Data RegisterR/W0000F6HEP3DTEP3 Data Register0000F7HEP4 Data RegisterR/W0000F8HEP4DTEP4 Data Register0000F8HEP4DTEP4 Data Register0000F8HEP4DTEP4 Data Register0000F8HEP4DTEP4 Data RegisterR/WXXXXXXX8BXXXXXXX8XXXXXXX8XXXXXXX8XXXXXXX8XXXXXXX8XXXXXXX8XXXXXXX8XXXXXXX8BXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXX8BXXXXXXX8XXXXXXXX8B <tr< td=""><td>0000E8H</td><td>EDOS</td><td>EP2 Status Register</td><td>R</td><td></td><td>XXXXXXXXB</td></tr<>	0000E8H	EDOS	EP2 Status Register	R		XXXXXXXXB
O000EBHEP3SEP3 Status RegisterR/W0000ECHEP4SEP4 Status RegisterR0000EDHEP4SEP4 Status RegisterR/W0000EHEP5SEP5 Status RegisterR0000EFHEP0 Data RegisterR/W0000F0HEP0 Data RegisterR/W0000F2HEP1 Data RegisterR/W0000F3HEP2DTEP2 Data Register0000F5HEP2 Data RegisterR/W0000F6HEP2DTEP2 Data Register0000F6HEP3DTEP3 Data Register0000F6HEP3DTEP3 Data Register0000F8HEP4DTEP4 Data Register0000F8HEP4DTEP4 Data Register0000F8HEP4DTEP4 Data Register	0000E9н	LI 25		R/W		10000000
0000EBHEP4SEP4 Status RegisterR/W0000ECHEP4 Status RegisterR0000EDHEP5SEP5 Status RegisterR0000EFHEP5SEP5 Status RegisterR/W0000F0HEP0 Data RegisterR/W0000F1HEP0 Data RegisterR/W0000F2HEP1DTEP1 Data Register0000F3HEP2 Data RegisterR/W0000F5HEP2 Data RegisterR/W0000F6HEP2DTEP2 Data Register0000F6HEP3DTEP3 Data Register0000F6HEP3DTEP3 Data Register0000F8HEP4DTEP4 Data Register	0000EAH	ED36	EP3 Status Pogistor	R		XXXXXXXXB
O000EDHEP4SEP4 Status RegisterR/W0000EEHEP5SEP5 Status RegisterR0000EFHEP5SEP5 Status RegisterR/W0000F0HEP0DTEP0 Data RegisterR/W0000F1HEP0DTEP0 Data RegisterR/W0000F2HEP1DTEP1 Data RegisterR/W0000F3HEP1DTEP1 Data RegisterR/W0000F4HEP2DTEP2 Data RegisterR/W0000F5HEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F7HEP4 Data RegisterR/W0000F8HEP4DTEP4 Data Register	0000EBH	EF33		R/W		1000000 _B
0000EDHEP5EP5 Status RegisterR0000EFHEP5EP5 Status RegisterR0000F0HEP0DTEP0 Data RegisterR/W0000F1HEP0DTEP0 Data RegisterR/W0000F2HEP1DTEP1 Data RegisterR/W0000F3HEP1DTEP1 Data RegisterR/W0000F4HEP2DTEP2 Data RegisterR/W0000F5HEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F7HEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W	0000ECH	EDIS	ED4 Status Pagistar	R		XXXXXXXXB
O000EFHEP5SEP5 Status RegisterR/W0000F0HEP0DTEP0 Data RegisterR/WXXXXXXXB0000F1HEP0 Data RegisterR/WXXXXXXXB0000F2HEP1DTEP1 Data RegisterR/WXXXXXXXB0000F3HEP1DTEP1 Data RegisterR/WXXXXXXXB0000F4HEP2DTEP2 Data RegisterR/WXXXXXXXB0000F5HEP2 Data RegisterR/WXXXXXXXB0000F6HEP3DTEP3 Data RegisterR/WXXXXXXXB0000F8HEP4DTEP4 Data RegisterR/WXXXXXXXB0000F8HEP4DTEP4 Data RegisterR/WXXXXXXXB	0000EDH	LI 43		R/W		10000000
0000EFHI 0 0 0 0 0 0 0 00000F0HEP0DTEP0 Data RegisterR/W0000F1HEP1DTEP1 Data RegisterR/W0000F2HEP1DTEP1 Data RegisterR/W0000F3HEP1DTEP1 Data RegisterR/W0000F4HEP2DTEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W	0000EEH	ED59	EP5 Status Pogistor	R		XXXXXXXXB
O000F1HEP0 Data RegisterR/W0000F2HEP1DTEP1 Data RegisterR/W0000F3HEP1DTEP1 Data RegisterR/W0000F4HEP2DTEP2 Data RegisterR/W0000F5HEP2 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F7HEP3 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W	0000EFH	LI 55		R/W		10000000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0000F0н	EPODT	EPO Data Register	R/W		XXXXXXXXB
EP1DTEP1 Data RegisterR/W0000F3HEP2DTEP2 Data RegisterR/W0000F4HEP2DTEP2 Data RegisterR/W0000F5HEP3DTEP3 Data RegisterR/W0000F6HEP3DTEP3 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W0000F8HEP4DTEP4 Data RegisterR/W	0000F1н	EFUDI	EFU Dala negisiel	R/W		XXXXXXXXB
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0000F2н		EP1 Data Pagistor	R/W		XXXXXXXXB
O000F5H EP2DT EP2 Data Register R/W 0000F6H EP3DT EP3 Data Register R/W 0000F7H EP3 Data Register R/W 0000F8H EP4DT EP4 Data Register	0000F3н	EPIDI		R/W		XXXXXXXXB
О000F5н R/W XXXXXXXB 0000F6н EP3DT EP3 Data Register R/W XXXXXXXB 0000F7н EP3 Data Register R/W XXXXXXXB 0000F8н EP4DT EP4 Data Begister R/W	0000F4н	EDODT	EP2 Data Register	R/W		XXXXXXXX
O000F7H EP3DT EP3 Data Register R/W XXXXXXXB 0000F8H EP4DT EP4 Data Begister R/W XXXXXXXB	0000F5н		EFZ Dala negisiel	R/W		XXXXXXXX
0000F7н R/W XXXXXXXв 0000F8н EP4DT EP4 Data Begister R/W	0000F6н	EDODT	EB2 Data Bagister	R/W	1	XXXXXXXXB
EP4DT FP4 Data Begister	0000F7н	CRODI	Ero Dala negisier	R/W]	XXXXXXXXB
	0000F8н	EDINT	EP4 Data Register	R/W	1	XXXXXXXXB
0000F9н XXXXXXX В XXXXXXXВ	0000F9н		EF4 Dala negisiel	R/W	1	XXXXXXXXB

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
0000FAH	EP5DT	EB5 Data Bagistar	R/W	USB Function	XXXXXXXXB			
0000FBH	EF5D1	EP5 Data Register	R/W		XXXXXXXXB			
0000FCн								
to 0000FF⊦	Prohibited							
000100н to 001100н		RAM Area	a					
001FF0н		Program Address Detection Register ch.0 Lower	R/W		XXXXXXXXB			
001FF1н	PADR0	Program Address Detection Register ch.0 Middle	R/W	-	XXXXXXXXB			
001FF2н		Program Address Detection Register ch.0 Upper	R/W	Address Match	XXXXXXXXB			
001FF3⊦		Program Address Detection Register ch.1 Lower	R/W	Detection	XXXXXXXXB			
001FF4⊦	PADR1	Program Address Detection Register ch.1 Middle	R/W		XXXXXXXXB			
001FF5н		Program Address Detection Register ch.1 Upper	R/W		XXXXXXXXB			
007900н	PRLL0	PPG Reload Register Lower ch.0	R/W	PPG ch.0	XXXXXXXXB			
007901н	PRLH0	PPG Reload Register Upper ch.0	R/W		XXXXXXXXB			
007902н	PRLL1	PPG Reload Register Lower ch.1	R/W	PPG ch.1	XXXXXXXXB			
007903н	PRLH1	PPG Reload Register Upper ch.1	R/W		XXXXXXXXB			
007904н	PRLL2	PPG Reload Register Lower ch.2	R/W	PPG ch.2	XXXXXXXXB			
007905н	PRLH2	PPG Reload Register Upper ch.2	R/W		XXXXXXXXB			
007906н	PRLL3	PPG Reload Register Lower ch.3	R/W	PPG ch.3	XXXXXXXXB			
007907н	PRLH3	PPG Reload Register Upper ch.3	R/W		XXXXXXXXB			
007908н to 00790Вн		Prohibited	ł					
00790Сн	FWR0	Flash Memory Program Control Register 0	R/W	Flash	0 0 0 0 0 0 0 0 0 _B			
00790Dн	FWR1	Flash Memory Program Control Register 1	R/W	Flash	0 0 0 0 0 0 0 0 0 _B			
00790Ен	SSR0	Sector Conversion Setting Register	R/W	Flash	0 0 XXXXX0в			
00790Fн to 00791Fн		Prohibited	ł	·				

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXXB
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXXB
007922н	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007923н	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924н	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXX
007925н	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927н	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXXB
007928н to 007FFFн		Prohibited			

- Explanation on read/write
- R/W : Readable and Writable
- R : Read only
- W : Write only

• Explanation of initial values

- 0 : Initial value is "0".
- 1 : Initial value is "1".
- X : Initial value is undefined.
- : Initial value is undefined (None).

Note : No I/O instruction can be used for registers located between 007900H and 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS			terrupt	vector	Interrupt control register		Priority	
	support		Num	ber*1	Address	ICR	Address	-	
Reset	×	×	#08	08 н	FFFFDC H			High	
INT 9 instruction	×	×	#09	09н	FFFFD8H				
Exceptional treatment	×	×	#10	0Ан	FFFFD4н			Ī	
USB Function1	×	0, 1	#11	0Вн	FFFFD0H	ICR00	0000В0н		
USB Function2	×	2 to 6*2	#12	0Сн	FFFFCC H	ICRUU	UUUUDUH		
USB Function3	×	×	#13	0Dн	FFFFC8H	ICR01	0000B1н		
USB Function4	×	×	#14	0Eн	FFFFC4H	ICRUI	UUUUD IH		
USB Mini-HOST1	×	×	#15	0 Fн	FFFFC0H		0000000		
USB Mini-HOST2	×	×	#16	10 н	FFFFBC H	ICR02	0000В2н		
I ² C ch.0	×	×	#17	11 н	FFFFB8н		000000		
DTP/External interrupt ch.0/ch.1	0	×	#18	12н	FFFFB4H	ICR03	0000ВЗн		
No			#19	13н	FFFFB0H		0000P4.		
DTP/External interrupt ch.2/ch.3	0	×	#20	14 н	FFFFAC H	ICR04	0000В4н		
No			#21	15 н	FFFFA8H		000005		
DTP/External interrupt ch.4/ch.5	0	×	#22	16 н	FFFFA4H	ICR05	0000В5н		
PWC/Reload timer ch.0	\bigtriangleup	14	#23	17 н	FFFFA0H		0000В6н		
DTP/External interrupt ch.6/ch.7	\bigtriangleup	×	#24	18 н	FFFF9CH	ICR06	5 0000ВОН		
No			#25	19 н	FFFF98н		07 0000B7н		
No			#26	1А н	FFFF94 _H	ICR07			
No			#27	1 Вн	FFFF90H		0000000		
No			#28	1 С н	FFFF8CH	ICR08	0000B8н		
No			#29	1Dн	FFFF88 _H		0000000		
PPG ch.0/ch.1	×	×	#30	1 Ен	FFFF84 _H	ICR09	0000В9н		
No			#31	1Fн	FFFF80H				
PPG ch.2/ch.3	×	×	#32	20н	FFFF7C _H	ICR10	0000ВАн		
No			#33	21н	FFFF78н	10014	0000000		
No			#34	22н	FFFF74 _H	ICR11	0000ВВн		
No			#35	23н	FFFF70H	10040	0000000		
No			#36	24н	FFFF6CH	ICR12	0000BCн		
UART (Send completed) ch.0/ch.1	0	13	#37	25н	FFFF68 _H	10040	000000		
Extended serial I/O	×	9	#38	26н	FFFF64 _H	ICR13	0000BDн		
UART(Reception completed) ch.0/ch.1	O	12	#39	27н	FFFF60H	ICR14	0000ВЕн	↓ ↓	
Time-base timer	×	×	#40	28н	FFFF5CH			Ť	
Flash memory status	×	×	#41	29н	FFFF58H		0000055		
Delay interrupt output module	×	×	#42	2Ан	FFFF54н	ICR15	0000BFн	Low	

(Continued)

- Available. El²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. With a stop request).
- \odot : Available (The interrupt request flag is cleared by the interrupt clear signal).
- \bigtriangleup : Available when any interrupt source sharing ICR is not used.
- \times : Unavailable
- *1 : If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.
- *2: Ch.2 and ch.3 can be used in Mini-HOST operation.
- Notes : If the same interrupt control register (ICR) has two interrupt factors and the use of the El²OS is permitted, the El²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El²OS is running, it is recommended that you should mask either of the interrupt requests when using the El²OS.
 - The interrupt flag is cleared by the El²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
 - If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the µDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to "0" in the appropriate resource, and take measures by software polling.

USB interrupt factor	Details					
USB function 1	End Point0-IN, EndPoint 0-OUT					
USB function 2	End Point 1-5 *					
USB function 3	SUSP, SOF, BRST, WKOP, COHF					
USB function 4	SPIT					
USB Mini-HOST1	DIRQ, CHHIRQ, URIRQ, RWKIRQ					
USB Mini-HOST2	SOFIRQ, CMPIRQ					

Content of USB Interruption Factor

* : End Point 1 and 2 can be used in Mini-HOST operation.

PERIPHERAL RESOURCES

1. I/O port

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90335 series model is provided with 6 ports (45 inputs) . The ports function as input/output pins for peripheral functions also.

An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port pin name	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00 to P07	—	
Port 1	P10 to P17	—	
Port 2	P20 to P23		
10112	P24 to P27	PPG0 to PPG3	8/16-bit PPG timer 0, 1
	P40, P41	TIN0, TOT0	16-bit reload timer
Port 4	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, 1
Port 5	P50 to P54		
	P60, P61	INTO, INT1	External interrupt
Port 6	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, serial I/O
	P65	INT5, PWC	External interrupt, PWC
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I ² C

• Register list (port data register)

PDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 000000H	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXXB	R/W*
PDR1	15	14	13	12	11	10	9	8	-	
Address : 000001H	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXXB	R/W*
PDR2	7	6	5	4	3	2	1	0	_	
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXB	R/W*
PDR4	7	6	5	4	3	2	1	0		
Address : 000004н	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXXB	R/W*
PDR5	15	14	13	12	11	10	9	8		
Address : 000005н				P54	P53	P52	P51	P50	XXXXXв	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXXB	R/W*

* : R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:

• Input mode

Read : The level at the relevant pin is read. Write : Data is written to the output latch.

• Output mode

Read : The data register latch value is read. Write : Data is output to the relevant pin. • Register list (port direction register)

DDR0 Address : 000010⊦	7 D07	6 D06	5 D05	4 D04	3 D03	2 D02	1 D01	0 D 00	Initial Value 0000000₀	Access R/W
DDR1 Address : 000011⊦	15 D17	14 D16	13 D15	12 D14	11 D13	10 D12	9 D11	8 D10	00000000B	R/W
DDR2 Address : 000012⊦	7 D27	6 D26	5 D25	4 D24	3 D23	2 D22	1 D21	0 D20	ооооооов	R/W
DDR4 Address : 000014⊦	7 D47	6 D46	5 D45	4 D44	3 D43	2 D42	1 D41	0 D40	ооооооов	R/W
DDR5 Address : 000015⊦	15	14	13	12	11	10	9	8	00000в	R/W
DDR6	7	6	5	D54 4	D53 3	D52 2	D51 1	D50 0		
Address : 000016н	D67	D66	D65	D64	D63	D62	D61	D60	0000000в	R/W

• When each pin is serving as a port, the corresponding pin is controlled as follows:

0 : Input mode

1 : Output mode

This bit becomes 0 after a reset.

Note : If these registers are accessed by a read modify write instruction (such as a bit set instruction), the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

• Register list (Port pull-up register)

RDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000в	R/W
RDR1	15	14	13	12	11	10	9	0		
		14	13	12	11	10	9	8		
Address : 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	9 RD11	o RD10	0000000в	R/W

Controls the pull-up resistor in input mode.

0 : Without pull-up resistor in input mode.

1 : With Pull-up resistor in input mode.

Meaningless in output mode (without pull-up resistor) ./ The input/output register is decided by the setting of the direction register (DDR) .

No pull-up resistor is used in stop mode (SPL = 1).

• Register list (output pin register)

ODR4	7	6	5	4	3	2	1	0	Initial Value A	Access
Address : 00001BH	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000в	R/W


Controls open-drain output in output mode.

0 : Serves as a standard output port in output mode.


1 : Serves as an open-drain output port in output mode.

Meaningless in input mode. (output Hi-Z) / The input/output register is decided by the setting of the direction register (DDR) .

• Block diagram of port 0 pin and port1 pin



• Block diagram of port 2 pin, port 4 pin, port 5 pin and port 6 pin



2. Time-base timer

The time-base timer is an 18-bit free-running counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK). Four different time intervals can be selected, for each of which an interrupt request can be generated. Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

• Interval time of time-base timer

Internal count clock cycle	Interval time					
	2 ¹² /HCLK (Approx. 0.68 ms)					
	2 ¹⁴ /HCLK (Approx. 2.7 ms)					
2/HCLK (0.33 μs)	2 ¹⁶ /HCLK (Approx. 10.9 ms)					
	2 ^{19/} HCLK (Approx. 87.4 ms)					

Notes : • HCLK : Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Clock cycles supplied from time-base timer


Where to supply clock	Clock cycle					
	2 ¹³ /HCLK (Approx. 1.36 ms)					
Main clock oscillation stabilization wait	2 ¹⁵ /HCLK (Approx. 5.46 ms)					
	217/HCLK (Approx. 21.84 ms)					
	2 ¹² /HCLK (Approx. 0.68 ms)					
Match dog timer	2 ¹⁴ /HCLK (Approx. 2.7 ms)					
Watch dog timer	2 ¹⁶ /HCLK (Approx. 10.9 ms)					
	2 ¹⁹ /HCLK (Approx. 87.4 ms)					

Notes : • HCLK : Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

Register list

Time-base timer contro	Initial Value								
	15	14	13	12	11	10	9	8	
Address: 0000A9н	RESV	—		TBIE	TBOF	TBR	TBC1	TBC0	100100 _B
	(R/W)	(—)	(—)	(R/W)	(R/W)	(W)	(R/W)	(R/W)	



Interrupt request number:#40 (28H)

3. Watchdog timer

The watchdog timer is timer counter provided for measure of program runaway. It is a 2-bit counter operating with an output of the timebase timer or watch timer as the count clock and resets the CPU when the counter is not cleared for a preset period of time after start.

• Interval time of watchdog timer

	HCLK: Oscillation clock (6 MHz)									
Min	Мах	Clock cycle								
Approx. 2.39 ms	Approx. 3.07 ms	$2^{14}\pm 2^{11}$ / HCLK								
Approx. 9.56 ms	Approx. 12.29 ms	$2^{16}\pm2^{13}$ / HCLK								
Approx. 38.23 ms	Approx. 49.15 ms	$2^{18}\pm 2^{15}$ / HCLK								
Approx. 305.83 ms	Approx. 393.22 ms	$2^{21}\pm2^{18}$ / HCLK								

Notes : • The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.

• The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer.


Interval time of watchdog timer is longer than the set time during the following conditions.
 When clearing the timebase timer during operation on oscillation (HCLK)

- Event that stop the watchdog timer
 - Stop due to a power-on reset
 - Watchdog reset
- Clear factor of watchdog timer
 - External reset input by RST pin
 - Writing "0" to the software reset bit
 - Writing "0" to the watchdog control bit (second and subsequent times)
 - Transition to sleep mode (clearing the watchdog timer to suspend counting)
 - Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
 - Transition to stop mode (clearing the watchdog timer to suspend counting)

Register list

-		7	6	5	4	3	2	1	0	Initial Value
Address :	0000А8 н	PONR	_	WRST	ERST	SRST	WTE	WT1	WT0	X-XXX111 _B
		(R)	(—)	(R)	(R)	(R)	(W)	(W)	(W)	






4. 16-bit reload timer

The 16-bit reload timer has the internal clock mode to be decrement in synchronization with 3 different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000_{H} to FFFF_H as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting +1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.

• Register list

• Timer control status register Timer control status register (Upper) (TMCSR0)										
	15	14	13	12	11	10	9	8	Initial Value	
Address : 000063н		_	_	_	CSL1	CSL0	MOD2	MOD1	XXXX0000 _B	
	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)		
Timer control status register (Lower) (TMCSR0)										
A d d a s a 000000	7	6	5	4	3	2	1	0	Initial Value	
Address : 000062н	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	0000000в	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
• 16-bit timer register/16- TMR0/TMRLR0 (Upper)	bit reloa	d regist	er 13	12	11	10	9	8	Initial Value	
Address : 000065н	D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXXXB	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
TMR0/TMRLR0 (Lower)	7	6	5	4	3	2	1	0	Initial Value	
Address : 000064н	D07	D06	D05	4 D04	D03	 D02	D01	D00	XXXXXXXXB	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		

Block Diagram



5. Multifunction timer

The multifunction timer can be used for waveform output, input pulse width measurement, and external clock cycle measurement.

• Configuration of a multi-functional timer

8/16-bit PPG timer	16-bit PWC timer				
8-bit $ imes$ 4 channels (16-bit $ imes$ 2 channels)	1 channel				

• 8/16-bit PPG timer (8-bit : 4 channels, 16-bit : 2 channels)

8/16-bit PPG timer consists of a 8-bit down counter (PCNT), PPG operation mode control register (PPGC0 to PPGC3), PPG output control register (PPG01, PPG23) and PPG reload register (PRLL0 to PRLL3, PRLH0 to PRLH3).

When used as an 8/16-bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.

• 8-bit PPG mode

Each channel operates as an independent 8-bit PPG.

• 8-bit prescaler + 8-bit PPG mode

Operates as an arbitrary-cycle 8-bit PPG with ch.0 (ch.2) operating as an 8-bit prescaler and ch.2 (ch.3) counted by the borrow output of ch.0 (ch.2).


- 16-bit PPG mode Operates as a 16-bit PPG with ch.0 (ch.2) and ch.1 (ch.3) connected.
- PPG Operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. Can also be used as a D/A converter by an external circuit.


• Register list

PPG operation mode control register (PPGC1/PPGC3)											
,	000047н 000049н	15	14	13	12	11	10	9	8	Initial Value 0X000001в	
Address :		PEN1		PE10	PIE1	PUF1	MD1	MD0	Reserved		
·		(R/W)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
(PPGC0/PPGC2)											
(000046н 000048н	7	6	5	4	3	2	1	0	Initial Value	
Address :		PEN0		PE0O	PIE0	PUF0			Reserved	0X000XX1в	
		(R/W)	(—)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)		
PPG output con	PPG output control register (PPG01/PPG23)										
(00004Cн 00004Eн	7	6	5	4	3	2	1	0	Initial Value 000000XX _B	
Address : (PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved		
		(R/W)	(R/W)								
(PRLH0 to PRL	PPG reload register (PRLH0 to PRLH3)										
	007901н 007903н 007905н	15	14	13	12	11	10	9	8	Initial Value	
Address .		D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXXXB	
	007907н	(R/W)	(R/W)								
(PRLL0 to PRLL3)											
	007900н	7	6	5	4	3	2	1	0	Initial Value	
Addrage .	. 007902н 007904н	D07	D06	D05	D04	D03	D02	D01	D00	XXXXXXXXB	
	007906н 007906н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		

• 8/16-bit PPG ch.0/ch.2 block diagram



• 8/16-bit PPG ch.1/ch.3 block diagram




• PWC timer

The PWC timer is a 16-bit multi-function up-count timer capable of measuring the input signal pulse width.

	000055	15	14	13	12	11	10	9	8	Initial Value
Address :	00005Dн	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	Reserved	000000XB
		(R/W)	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
		7	6	5	4	3	2	1	0	Initial Value
Address :	00005Сн	CKS1	CKS0	PIS1	PIS0	S/C	MOD2	MOD1	MOD0	0000000в
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
WC data b	uffer register	(PWCR)							
		15	14	13	12	11	10	9	8	Initial Value
Address :	00005Fн	D15	D14	D13	D12	D11	D10	D9	D8	0000000в
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
		7	6	5	4	3	2	1	0	Initial Value
Address :	00005E н	D7	D6	D5	D4	D3	D2	D1	D0	0000000в
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
WC ratio of	f dividing free	quency o	control re	egister ((DIVR)					
		7	6	5	4	3	2	1	0	Initial Value
Address :	000060н	_	_	_	—	_	—	DIV1	DIV0	00в
		(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	





6. UART

UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.

It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only).

An interrupt can be generated upon completion of reception, detection of a reception error, or upon completion of transmission. El²OS is supported.

• UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function
Data buffer	Full-duplex double-buffered
Transmission mode	Clock synchronous (without start/stop bit)Clock asynchronous (start-stop synchronous)
Baud rate	 Special-purpose baud-rate generator It is optional from 8 kinds. Baud rate by external clock (clock of SCK0/SCK1 terminal input)
Data length	 8-bit or 7-bit (in the asynchronous normal mode only) 1 to 8 bits (in the synchronous mode only)
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	 Framing error Overrun error Parity error (Not supported in operation mode 1)
Interrupt request	 Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Both the transmission and reception support El²OS.
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to n (slaves) communication (available just as master)

Note : In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

• UART operation modes

	Operation mode	Data I	ength	Synchronization	Stop bit longth	
	Operation mode	Without parity	With parity	Synchronization	Stop bit length	
0	Normal mode	7-bit c	or 8-bit	Asynchronous	1-bit or 2-bit *2	
1	Multi processor mode	8-bit + 1 *1	_	Asynchronous		
2	Normal mode	1 to 8-bit		Synchronous	No	


—: Setting disabled

*1 : + 1 is an address/data setting bit (A/D) which is used for communication control.

*2 : Only one bit can be detected as a stop bit at reception.

Register list

Serial mode r	egister (Olvii	7	6	5	4	3	2	1	0	Initial Value
Address :	000020н	MD1	MD0	SCKL	M2L2	M2L1	M2L0	SCKE	SOE	0010000в
	000026н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Serial control	register (SC	R0, SCF	R1)							
	000021 н	15	14	13	12	11	10	9	8	Initial Value
Address :	000021н 000027н	PEN	Р	SBL	CL	A/D	REC	RXE	TXE	00000100в
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(W)	(R/W)	(R/W)	
Serial input/o	utput data re	egister (S	SIDR0, S	SIDR1 /	SODR0	SODR	1)			
	000022н	7	6	5	4	3	2	1	0	Initial Value
Address :	000022н 000028н	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Serial status	register (SSI	R0, SSR	1)							
	000000	15	14	13	12	11	10	9	8	Initial Value
Address :	000023н 000029н	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE	00001000в
	00002011	(R)	(R)	(R)	(R)	(R)	(R/W)	(R/W)	(R/W)	
UART presca	ler reload re	gister (U	TRLR0	UTRL	R1)					
	000004	7	6	5	4	3	2	1	0	Initial Value
Address :	000024н 00002 А н	D7	D6	D5	D4	D3	D2	D1	D0	0000000в
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
UART presca	ler control re	egister (l	JTCR0,	UTCR1)					
	000005	15	14	13	12	11	10	9	8	Initial Value
Address :	000025н 00002Вн	MD	SRST	CKS	Reserved		D10	D9	D8	0000-000в
		(R/W)	(R/W)	(R/W)	(R/W)	(—)	(R/W)	(R/W)	(R/W)	




7. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit \times 1 channel configured clock synchronization scheme. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are 2 serial I/O operation modes available:

- Internal shift clock mode : Transfer data in synchronization with the internal clock.
- External shift clock mode : Transfer data in synchronization with the clock supplied via the external pin (SCK).
 - By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

Serial mode control status register (SMCS) Initial Value 15 14 13 12 11 10 9 8 Address : 000059H 0000010 в SMD2 SMD1 SMD0 SIE SIR BUSY STOP STRT (R/W) (R/W) (R/W) (R/W) (R/W) (R) (R/W) (R/W) Initial Value 3 7 2 0 6 5 4 1 Address : 000058н ХХХХ0000 в MODE BDS SOE SCOE (--) (--) (R/W) (R/W) (R/W) (R/W) (--) (--) Serial data register (SDR) Initial Value 7 6 5 4 3 2 1 0 Address: 00005AH XXXXXXXXB D7 D6 D5 D4 D3 D2 D1 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Communication prescaler control register (SDCR) Initial Value 15 14 13 12 11 10 9 8 0XXX0000_B Address: 00005BH DIV3 DIV2 DIV1 DIV0 MD ____ ____ ___ (R/W) (--)(--)(--)(R/W) (R/W) (R/W) (R/W)




8. I²C Interface

The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- · Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection function
- Bus error detection function

	7	6	5	4	3	2	1	0	Initial Value		
Address : 000070H	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	0000000в		
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
I ² C bus control register (IBCR0)											
	15	14	13	12	11	10	9	8	Initial Value		
Address : 000071H	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	0000000в		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
² C bus clock control rec	gister (ICC	CR0)									
	7	6	5	4	3	2	1	0	Initial Value		
Address : 000072H	—	_	EN	CS4	CS3	CS2	CS1	CS0	XX0XXXXX _B		
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
² C bus address register	r (IADR0)										
	15	14	13	12	11	10	9	8	Initial Value		
Address : 000073H		A6	A5	A4	A3	A2	A1	A0	XXXXXXXXB		
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
² C bus data register (ID	DAR0)										
	7	6	5	4	3	2	1	0	Initial Value		
Address : 000074H	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
	(1.011)										



9. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Conform to USB 2.0 Full Speed
- Full speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
- Toggle check by data synchronization bit.
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these three commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to maximum six EndPoints (EndPoint0 is fixed to control transfer).
- Two transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for end point 0).
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).

• Register list

UDC control register (UD	OCC)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000D0H	RST	RESUM	HCON	USTP	Reserved	Reserved	RFBK	PWC	1010000в
	(R/W)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000D1H	Reserved	0000000в							
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	
EP0 control register (EP0	DC)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000D2H	Reserved	PKS0	0100000в						
-	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000D3н	—	_	—	_	Reserved	Reserved	STAL	Reserved	XXXX0000 _B
	(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(—)	
EP1 control register (EP	1C)								
_	7	6	5	4	3	2	1	0	Initial Value
Address : 0000D4H	PKS1	0000000в							
-	(R/W)	(R/W)	(R/W)	(R/W)					
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000D5н	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	PKS1	01100001в
	(R/W)	(R/W)							
									(O a ration of a

(Continued)

EP2/3/4/5 control register (EP2C to EP5C)											
	7	6	5	4	3	2	1	0	Initial Value		
Address : 0000D6н 11 0000D8н 11	Reserved	PKS2~5		PKS2~5		PKS2~5	PKS2~5	PKS2~5	0100000в		
0000D8н 0000DAн 0000DCн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
000057	15	14	13	12	11	10	9	8	Initial Value		
Address : 0000D7н 0000D9н	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000в		
0000DBн 0000DDн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
Time stamp register (TMS	SP)										
	7	6	5	4	3	2	1	0	Initial Value		
Address : 0000DEH	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	0000000в		
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
	15	14	13	12	11	10	9	8	Initial Value		
Address : 0000DFH	_	_	_	_	—	TMSP	TMSP	TMSP	XXXXX000 _B		
	(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)			
UDC status register (UDC	S)										
	7	6	5	4	3	2	1	0	Initial Value		
Address : 0000E0H	<u> </u>	<u> </u>	SUSP	SOF	BRST	WKUP	SETP	CONF	XX000000B		
	(—)	(—)	(R/W)								
UDC Interrupt enable regi	ster (UI	DCIE)									
	15	14	13	12	11	10	9	8	Initial Value		
Address : 0000E1H	Reserved	Reserved	SUSPIE			WKUPIE	CONFN	CONFIE	0000000в		
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)			
EP0I status register (EP0I	IS)										
	7	6	5	4	3	2	1	0	Initial Value		
Address : 0000E2H	_	_	_	_	_	2	_	—	XXXXXXXXB		
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)			
	15	14	13	12	11	10	9	8	Initial Value		
Address : 0000E3H	BFINI	DRQIIE				DRQI	_	-	10XXX1XX _B		
	(R/W)	(R/W)	(—)	(—)	(—)	(R/W)	(—)	(—)			
									(Continued)		

-ruo statu	us register (E	P0O	S)								
Addroop			7	6	5	4	3	2	1	0	Initial Value 0XXXXXX8
Address :	: 0000E4н	Re	eserved	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	υλλλλλλβ
			(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
			15	14	13	12	11	10	9	8	Initial Value
Address :	: 0000E5н	E	BFINI	DRQOIE	SPKIE	—	_	DRQO	SPK	Reserved	100XX000 _B
		(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	
P1 status	register (EP	'1S)									
			7	6	5	4	3	2	1	0	Initial Value
Address :	: 0000E6н		SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXXXB
			(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
			15	14	13	12	11	10	9	8	Initial Value
Address :	: 0000E7н	E	BFINI	DRQIE	SPKIE	Reserved	BUSY	DRQ	SPK	SIZE	100000X _B
		(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(R)	
P2/3/4/5 s	status registe	er (EF	P2S to	EP5S)							
P2/3/4/5 s	-	er (EF	P2S to	6 EP5S	5	4	3	2	1	0	Initial Value
P2/3/4/5 s Address :	0000E8н	···			5 SIZE	4 SIZE	3 SIZE	2 SIZE	1 SIZE	0 SIZE	
		Re	7	6				[
	0000E8н 0000EАн 0000EСн	Re	7 eserved	6 SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	
	0000E8н 0000EАн 0000EСн 0000EEн	Re	7 eserved (—)	6 SIZE (R)	SIZE (R)	SIZE (R)	SIZE (R)	SIZE (R)	SIZE (R)	SIZE (R)	0XXXXXXXB
Address :	0000Е8н 0000ЕАн 0000ЕСн 0000ЕЕн 0000Е9н 0000Е9н 0000ЕВн 0000ЕВн	E	7 eserved (—) 15	6 SIZE (R) 14	SIZE (R) 13	SIZE (R) 12	SIZE (R) 11	SIZE (R) 10	SIZE (R) 9	SIZE (R) 8	0XXXXXXXB
Address : Address :	0000E8н 0000EАн 0000EСн 0000EEн 0000E9н 0000E9н 0000EBн 0000EDн 0000EFн 4/5 data regis	E (7 eserved (—) 15 BFINI R/W)	6 SIZE (R) 14 DRQIE (R/W)	SIZE (R) 13 SPKIE (R/W)	SIZE (R) 12 Reserved	SIZE (R) 11 BUSY	SIZE (R) 10 DRQ	SIZE (R) 9 SPK	SIZE (R) 8 Reserved	0XXXXXXXB
Address : Address :	0000E8н 0000EАн 0000EСн 0000EEн 0000E9н 0000E9н 0000EBн 0000EDн 0000EFн 4/5 data regis 0000F0н	E (7 eserved (—) 15 BFINI R/W)	6 SIZE (R) 14 DRQIE (R/W)	SIZE (R) 13 SPKIE (R/W)	SIZE (R) 12 Reserved	SIZE (R) 11 BUSY	SIZE (R) 10 DRQ	SIZE (R) 9 SPK	SIZE (R) 8 Reserved	0XXXXXXXB
Address : Address : P0/1/2/3/4	0000E8н 0000EАн 0000EСн 0000EEн 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н	E (7 eserved (—) 15 BFINI R/W)	6 SIZE (R) 14 DRQIE (R/W)	SIZE (R) 13 SPKIE (R/W)	SIZE (R) 12 Reserved	SIZE (R) 11 BUSY	SIZE (R) 10 DRQ	SIZE (R) 9 SPK	SIZE (R) 8 Reserved	0XXXXXXXB Initial Value 10000000B
Address : Address :	0000E8н 0000EАн 0000EСн 0000EEн 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н 0000E9н	E (ster (7 eserved (—) 15 BFINI R/W)	6 SIZE (R) 14 DRQIE (R/W) T to EP	SIZE (R) 13 SPKIE (R/W) 5DT)	SIZE (R) 12 Reserved ()	SIZE (R) 11 BUSY (R)	SIZE (R) 10 DRQ (R/W)	SIZE (R) 9 SPK (R/W)	SIZE (R) 8 Reserved (—)	0XXXXXXXB Initial Value 10000000B
Address : Address : P0/1/2/3/4	0000E8н 0000EАн 0000EСн 0000EEн 0000E9н 0000E9н 0000E0н 0000E0н 4/5 data regis 0000F0н 0000F2н 0000F2н		7 eserved (—) 15 BFINI R/W) (EP0D 7	6 SIZE (R) 14 DRQIE (R/W) T to EP 6	SIZE (R) 13 SPKIE (R/W) 5DT) 5	SIZE (R) 12 Reserved ()	SIZE (R) 11 BUSY (R) 3	SIZE (R) 10 DRQ (R/W)	SIZE (R) 9 SPK (R/W)	SIZE (R) 8 Reserved ()	0XXXXXXXB Initial Value 10000000B
Address : Address : P0/1/2/3/4	0000E8н 0000EАн 0000EСн 0000EEн 0000EBн 0000EBн 0000EFн 4/5 data regis 0000F0н 0000F2н 0000F4н 0000F6н 0000F8н 0000FАн		7 eserved (—) 15 BFINI R/W) (EP0D 7 BFDT	6 SIZE (R) 14 DRQIE (R/W) T to EP 6 BFDT	SIZE (R) 13 SPKIE (R/W) 5DT) 5 BFDT	SIZE (R) 12 Reserved () 4 BFDT	SIZE (R) 11 BUSY (R) 3 BFDT	SIZE (R) 10 DRQ (R/W) 2 BFDT	SIZE (R) 9 SPK (R/W) 1 BFDT	SIZE (R) 8 Reserved () 0 BFDT	0XXXXXXXB Initial Value 1000000₀ Initial Value XXXXXXXB
Address : Address : P0/1/2/3/4	0000E8н 0000EАн 0000EСн 0000EEн 0000EBн 0000EBн 0000EDн 0000EFн 4/5 data regis 0000F0н 0000F2н 0000F4н 0000F4н 0000F8н 0000F4н 0000F4н		7 eserved (—) 15 BFINI R/W) (EP0D 7 BFDT	6 SIZE (R) 14 DRQIE (R/W) T to EP 6 BFDT	SIZE (R) 13 SPKIE (R/W) 5DT) 5 BFDT	SIZE (R) 12 Reserved () 4 BFDT	SIZE (R) 11 BUSY (R) 3 BFDT	SIZE (R) 10 DRQ (R/W) 2 BFDT	SIZE (R) 9 SPK (R/W) 1 BFDT	SIZE (R) 8 Reserved () 0 BFDT	0XXXXXXXB Initial Value 10000000B
Address : Address : P0/1/2/3/4	0000E8н 0000EАн 0000EСн 0000EEн 0000EBн 0000EDн 0000EDн 0000EFн 4/5 data regis 0000F0н 0000F2н 0000F4н 0000F4н 0000F4н 0000F4н 0000F4н 0000F4н	Re (ster (7 eserved (—) 15 BFINI R/W) (EP0D 7 BFDT R/W)	6 SIZE (R) 14 DRQIE (R/W) T to EP 6 BFDT (R/W)	SIZE (R) 13 SPKIE (R/W) 5DT) 5 BFDT (R/W)	SIZE (R) 12 Reserved (—) 4 BFDT (R/W)	SIZE (R) 11 BUSY (R) 3 BFDT (R/W)	SIZE (R) 10 DRQ (R/W) 2 BFDT (R/W)	SIZE (R) 9 SPK (R/W) 1 BFDT (R/W)	SIZE (R) 8 Reserved () 0 BFDT (R/W)	0XXXXXXXB Initial Value 1000000₀ Initial Value XXXXXXXB

10. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

• Feature of USB Mini-HOST

- · Automatic detection of Low Speed/Full Speed transfer
- Low Speed/Full Speed transfer support
- Automatic detection of connection and cutting device
- · Reset sending function support to USB-bus
- Support of IN/OUT/SETUP/SOF token
- In-token handshake packet automatic transmission (excluding STALL)
- Handshake packet automatic detection at out-token
- Supports a maximum packet length of 256 bytes
- Error (CRC error/toggle error/time-out) various supports
- Wake-Up function support

• Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		0	×
	Bulk transfer	0	0
Transfer	Control transfer	0	0
Tansier	Interrupt transfer	0	0
	ISO transfer	0	×
Transfor speed	Low Speed	0	0
Transfer speed	Full Speed	0	0
PRE packet support		0	×
SOF packet support		0	0
	CRC error	0	0
Error	Toggle error	0	0
	Time-out	0	0
	Maximum packet < receive data	0	0
Detection of connection a	and cutting of device	0	0
Transfer speed detection		0	0

 \bigcirc : Supported

 \times : Not supported

•	Register	list
---	----------	------

Host control register 0 (H	ICNT0)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000C0н	RWKIRE	URIRE	CMPIRE	CNNIRE	DIRE	SOFIRE	URST	HOST	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host control register 1 (H	ICNT1)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C1H	Reserved	Reserved	Reserved	Reserved	Reserved	SOFSTEP	CANCEL	RETRY	0000001в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host interruption register	(HIRQ)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000C2н	TCAN		RWKIRQ			CNNIRQ		SOFIRQ	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host error status register	. ,	· · ·	· · ·	,	· · /	,	,	,	
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C3н	LSTSOF	RERR	тоит	CRC	TGERR	STUFF	HS	нѕ	00000011B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host state status register	,	, ,	()	()	()	()	()	(1011)	
	_		F	4	0	0		0	Initial Value
Address : 0000C4н		6	5 ALIVE	4 CLKSEL		2 SUSP	1 TMODE	0 CSTAT	XX010010 _B
	(_)	()	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R)	
COE interruntion EDAME	()	· · /		. ,	(17, 11, 17, 17, 17, 17, 17, 17, 17, 17,	([]/ []/]	(п)	(п)	
SOF interruption FRAME	-	•							
Address : 0000C5⊦	15 FRAME	14 FRAME	13 FRAME	12 FRAME	11 FRAME	10 FRAME	9 FRAME	8 FRAME	Initial Value 0000000₀
Address . 0000C3H	COMP	COMP	COMP	COMP	COMP	COMP	COMP	COMP	
	(R/W)	(R/W)	(R/W)	(R/W)					
Retry timer setting regist	er (HRTIMI	ER)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000C6н	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)					
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C7н	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)					
		6	5	4	3	2	1	0	Initial Value
Address : 0000C8н	<u> </u>			_			RTIMER2		XXXXXX00 _B
	(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	
									(Continued)

(Continued)

(Continued)

Untillaed)									
Host address register (HA	ADR)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000C9н		ADDRESS	Х000000в						
	(—)	(R/W)							
EOF setting register (HE	OF)								
_	7	6	5	4	3	2	1	0	Initial Value
Address : 0000CAH	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	0000000в
-	(R/W)			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000CBH			EOF1	EOF1	EOF1	EOF1	EOF1	EOF1	ХХ00000в
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
FRAME setting register (HFRAME)									
_	7	6	5	4	3	2	1	0	Initial Value
Address : 0000CCH	7 FRAME0	FRAME0	0000000в						
-						(R/W)			
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000CDH		_				FRAME1	FRAME1	FRAME1	XXXXX000 _B
	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	
Host token end point register (HTOKEN)									
-	7	6	5	4	3	2	1	0	Initial Value
Address : 0000CEH	7 TGGL	TKNEN	TKNEN	TKNEN	ENDPT	ENDPT	ENDPT	ENDPT	0000000в
-	(R/W)	(R/W)		(R/W)			(R/W)	(R/W)	

11. DTP/external interrupt circuit

DTP (Data Transfer Peripheral)/external interrupt circuit detects the interrupt request input from the external interrupt input terminal INT7 to INT0, and outputs the interrupt request.

• DTP/external interrupt circuit function


The DTP/external interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).

If CPU accept the interrupt request, and if the extended intelligent I/O service (EI²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by EI²OS. And if EI²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by EI²OS.

Feature of DTP/external interrupt circ	cuit
--	------

	External interrupt	DTP function					
Input pin	8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)						
Interrupt source	The detection level or the type of the edge for each terminals can be set in the request level setting register (ELVR)						
	Input of "H" level/ "L" level/rising edge/falling edge.						
Interrupt number	#18 (12н) , #20 (14н) , #22 (16н) , #24 (18н)						
Interrupt control	Enabling/Prohibit the interrupt request output using the DTP/interrupt enable register (ENIR)						
Interrupt flag	Holding the interrupt source using the	DTP/interrupt cause register (EIRR)					
Process setting	Prohibit EI ² OS (ICR: ISE="0")	Enable El ² OS (ICR: ISE="1")					
Process	Branched to the interrupt handling routine	After an automatic data transfer by El ² OS, Branched to the interrupt handling routine					

DTP/Interrupt enable register (ENIR)									
	7	6	5	4	3	2	1	0	Initial Value
Address : 00003CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DTP/Interrupt source regis	ster (EIF	RR)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 00003DH	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Request level setting regis	ster (EL\	/R)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 00003EH	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address : 00003Fн	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	



12. Interrupt controller


The interrupt control register is located inside the interrupt controller, it exists for every I/O having an interrupt function. This register has the following functions.

• Setting of the interrupt levels of relevant peripheral

• Register list

01, ICR0	3, ICR0	5, ICR0	7, ICRO	9, ICR1	1, ICR1	3, ICR1	5)	Initial Value
15	14	13	12	11	10	9	8	00000111 _в
ICS3	ICS2	ICS1	ICS0	ISE	IL2	IL1	IL0	
(W)	(W)	(W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	
00, ICR()2, ICR()4, ICR0	6, ICR0)8, ICR1	0, ICR1	2, ICR1	4)	Initial Value
7	6	5	4	3	2	1	0	00000111в
ICS3	ICS2	ICS1	ICS0	ISE	IL2	IL1	IL0	
(W)	(W)	(W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15 ICS3 (W) 00, ICR0 7 ICS3	15 14 ICS3 ICS2 (W) (W) 00, ICR02, ICR0 7 6 ICS3 ICS2	15 14 13 ICS3 ICS2 ICS1 (W) (W) (W) 00, ICR02, ICR04, ICR0 7 6 5 ICS3 ICS2 ICS1	15 14 13 12 ICS3 ICS2 ICS1 ICS0 (W) (W) (W) (W) 00, ICR02, ICR04, ICR06, ICR0 7 6 5 4 ICS3 ICS2 ICS1 ICS0	15 14 13 12 11 ICS3 ICS2 ICS1 ICS0 ISE (W) (W) (W) (W) (W) (R/W) 00, ICR02, ICR04, ICR06, ICR08, ICR1 7 6 5 4 3 ICS3 ICS2 ICS1 ICS0 ISE	15 14 13 12 11 10 ICS3 ICS2 ICS1 ICS0 ISE IL2 (W) (W) (W) (W) (R/W) (R/W) 00, ICR02, ICR04, ICR06, ICR08, ICR10, ICR1 7 6 5 4 3 2 ICS3 ICS2 ICS1 ICS0 ISE IL2	15 14 13 12 11 10 9 ICS3 ICS2 ICS1 ICS0 ISE IL2 IL1 (W) (W) (W) (W) (R/W) (R/W) (R/W) 00, ICR02, ICR04, ICR06, ICR06, ICR08, ICR10, ICR12, ICR1 7 6 5 4 3 2 1 ICS3 ICS2 ICS1 ICS0 ISE IL2 IL1	ICS3 ICS2 ICS1 ICS0 ISE IL2 IL1 IL0 (W) (W) (W) (W) (R/W) (R/W) (R/W) (R/W) 00, ICR02, ICR04, ICR06, ICR08, ICR10, ICR12, ICR14) 7 6 5 4 3 2 1 0 ICS3 ICS2 ICS1 ICS0 ISE IL2 IL1 IL0

Note : Do not access interrupt control registers using any read modify write instruction because it causes a malfunction.



13. μ**DMAC**

 μ DMAC is simple DMA with the function equal with El²OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA startup
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register and descriptor
- A STOP request is available for stopping DMA transfer from the resource
- Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

OMA enable register upper	15	יי 14	13	12	11	10	9	8	Initial Value
Address : 0000ADH	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	0000000в
	(R/W)	(R/W)	(R/W)						
OMA enable register lower	(DERL)							
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000ACH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	(R/W)	(R/W)	(R/W)						
DMA stop status register (DSSR)									
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000A4н	STP7 STP15	STP6 STP14	STP5 STP13	STP4 STP12	STP3 STP11	STP2 STP10	STP1 STP9	STP0 STP8	0000000в
	(R/W)	(R/W)	(R/W)	*					
OMA status register upper	(DSRH)							
	15	14	13	12	11	10	9	8	Initial Value
Address : 00009DH	DTE15	DTE14	DTE13	DTE12	DTE11	DTE10	DTE9	DTE8	0000000в
	(R/W)	(R/W)	(R/W)						
DMA status register lower	(DSRL)								
	7	6	5	4	3	2	1	0	Initial Value
Address : 00009Cн	DTE7	DTE6	DTE5	DTE4	DTE3	DTE2	DTE1	DTE0	0000000в
	(R/W)	(R/W)	(R/W)						
DMA descriptor channel specification register (DCSR)									
Address : 00009B⊦	7	6	5	4	3	2	1	0	Initial Value
	STP	Reserved	Reserved	Reserved	DCSR3	DCSR2	DCSR1	DCSR0	0000000в
	(R/W)	(R/W)	(R/W)						
 The DSSR is lower when the STP bit of DCSR in the DSSR is "0". The DSSR is upper when the STP bit of DCSR in the DSSR is "1". 									


10		/ \
<i>II</i> ' ^	ntinı	inai
100	1 1111 11	icui

	7	6	5	4	3	2	1	0	Initial Value
Address : 007920н	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA buffer address point	er middle	e 8 bit (I	DBAPM)					
	15	14	13	12	11	10	9	8	Initial Value
Address : 007921н	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA Buffer address point	er upper	· 8 bit (C	BAPH)						
	7	6	5	4	3	2	1	0	Initial Value
Address : 007922н	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA control register (DM	ACS)								
	15	14	13	12	11	10	9	8	Initial Value
Address : 007923н	RDY2	RDY1	BYTEL	IF	BW	BF	DIR	SE	XXXXXXXX
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA I/O register address pointer lower 8 bit (DIOAL)									
-	7	6	5	4	3	2	1	0	Initial Value
Address : 007924н	A07	A06	A05	A04	A03	A02	A01	A00	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA I/O register address	pointer (upper 8	bit (DIC	AH)					
Address : 007005	15	14	13	12	11	10	9	8	Initial Value
Address : 007925⊦	A15	A14	A13	A12	A11	A10	A09	A08	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA data counter lower 8	bit (DD	CTL)							
A 007000	7	6	5	4	3	2	1	0	Initial Value
Address : 007926н	B07	B06	B05	B04	B03	B02	B01	B00	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA data counter upper 8	3 bit (DD	CTH)							Initial Value
Address : 007927н	15	14	13	12	11	10	9	8	Initial Value XXXXXXXB
	B15	B14	B13	B12	B11	B10	B09	B08	//////////////////////////////////////
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

14. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01_H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.


2 address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.



15. Delay interrupt generator module

The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

	Function and control
Interrupt source	 Setting the R0 bit in the delayed interrupt request generation/release register to 1 (DIRR: R0 = 1) generates a delayed interrupt request. Setting the R0 bit in the delayed interrupt request generation/release register to 0 (DIRR: R0 = 0) cancels the delayed interrupt request.
Interrupt control	No setting of permission register is provided.
Interrupt flag	Set in bit R0 of the delayed interrupt request generation /clear register (DIRR : R0)
EI ² OS support	Not ready for extended intelligent I/O service (EI ² OS).




16. ROM mirroring function selection module

The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

• ROM mirroring function selection module function

	Description
Mirror setting address	FFFFFF to FF8000H in the FF bank can be read through 00FFFFH to 008000H in the 00 bank.
Interrupt source	None
El ² OS support	Not ready for extended intelligent I/O service (EI ² OS).



17. Low power consumption (standby) mode

The $F^2MC-16LX$ can be set to save power consumption by selecting and setting the low power consumption mode.

CPU operating clock	Operation mode	Description
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of oscillator clock (HCLK) frequency.
RI L clock	PLL clock Time-base timer	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
FLL CIOCK		Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
Stop		The CPU and peripheral resources are suspended with the oscillator clock stopped.
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
Main clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
timer	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
CPU intermittent operation mode	Normal run	The halved or PLL-multiplied oscillator clock (HCLK) frequency is used for operation while being decimated in a certain period.

• CPU operation mode and functional description

Low power consumption	mode c	ontrol r	egister (LPMCF	R)				
	7	6	5	4	3	2	1	0	Initial Value
Address : 0000A0н	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	00011000 _B
	(W)	(W)	(R/W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	

18. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation as PLL clock.

	15	14	13	12	11	10	9	8	Initial Value
Address: 0000A1H	SCM	МСМ	WS1	WS0	SCS	MCS	CS1	CS0	11111100в
	(R)	(R)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

19. 512 Kbits flash memory

The description that follows applies to the flash memory built in the MB90F337; it is not applicable to evaluation ROM or masked ROM.

The method of data write/erase to flash memory is following three types.

- Parallel writer
- Serial dedicated writer
- Write/erase by executing program
- Description of 512 Kbits flash memory

512 Kbits flash memory is located in FF_H bank in the CPU memory map. Function of flash memory interface circuit enables read and program access from CPU.

Write/erase to flash interface is executed by instruction from CPU via flash memory interface, so rewrite of program and data is carried on in the mounting state effectively.

Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash memory by dual operation. Also, erase/write and read in the different bank (Upper Bank/Lower Bank) is executed simultaneously.

- Features of 512 Kbits flash memory
 - Sector configuration : 64 Kwords \times 8 bits/32 words \times 16 bits (4 K \times 4 + 16 K \times 2 + 4 K \times 4)
 - Simultaneous execution of erase/write and read by 2-bank configuration
 - Automatic program algorithm (Embedded Algorithm[™])
 - Built-in deletion pause/deletion resume function
 - Detection of programming/erasure completion using data polling and the toggle bit
 - At least 10000 times guaranteed
 - Minimum flash read cycle time : 2 machine cycles
 - * : Embedded Algorithm[™] is a trade mark of Advanced Micro Devices Inc.

Note : The read function of manufacture code and device code is not including. Also, these code is not accessed by the command.

- Flash write/erase
- Flash memory can not execute write/erase and read by the same bank simultaneously.
- Data can be programmed/deleted into and erased from flash memory by executing either the program residing in the flash memory or the one copied to RAM from the flash memory.

• Sector configuration of flash memory


Flash Memo	ory CPU add	Iress Writer add	ress *		
CAO(4 Khutao)	FF0000н	¦ 70000н			
SA0 (4 Kbytes)	FF0FFFH	70FFFн			
	FF1000н	¦ 71000н	놋		
SA1 (4 Kbytes)	FF1FFFH	¦ 71FFFн	-ower Bank		
CAO(4 Khi taa)	FF2000H	72000н	wer		
SA2 (4 Kbytes)	FF2FFFH	72FFFн	Lo		
SA2 (4 Khyton)	FF3000H	<mark>,</mark> 73000н			
SA3 (4 Kbytes)	FF3FFFH	, 73FFFн			
SA4 (16 Kbytes)	FF4000H	74000н			
	FF7FFFH	, 177FFFн			
SA5 (16 Kbytes)	FF8000H	¦ 78000н			
SAS (TO REVIES)	FFBFFFH	¦ 7BFFFн			
CAC (4 Khidaa)	FFC000н	7С000н	ž		
SA6 (4 Kbytes)	FFCFFFH	, 1 7CFFFн	Ba		
SA7 (4 Kbytes)	FFD000H	7D000н	Jpper Bank		
SA7 (4 (Dytes)	FFDFFFH	¦ 7DFFFн	5		
SA8 (4 Kbytes)	FFE000H	7Е000н			
SAO (4 NDYIES)	FFEFFFH	2 7EFFFн			
CAO(4Kh)	FFF000H	- 7F000н			
SA9 (4Kbytes)	FFFFFFH	, 7FFFFн			

* : Flash memory writer address indicates the address equivalent to the CPU address when data is written to the flash memory using a parallel writer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

Flash memory control status register (FMCS)										
	7	6	5	4	3	2	1	0	Initial Value	
Address : 0000AEH	INTE	RDYINT	WE	RDY	Reserved	LPM1	Reserved	LPM0	000X0000B	
	(R/W)	(R/W)	(R/W)	(R)	(W)	(R/W)	(W)	(R/W)		
Flash memory program control register (FWR0)										
	7	6	5	4	3	2	1	0	Initial Value	
Address : 00790CH	SA7E	SA6E	SA5E	SA4E	SA3E	SA2E	SA1E	SA0E	0000000в	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
Flash memory program		-	. ,						Initial Value	
	15	14	13	12	11	10	9	0		
Address : 00790Dн	—	_	—		_		SA9E	SA8E	0000000в	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
Sector conversion settir	ıg regist	er (SSR	D)						Initial Value	
	7	6	5	4	3	2	1	0		
Address : 00790Eн	—	_	—	—	—	—	—	SEN0	00XXXXX0 _B	
	(R/W)	(R/W)	(—)	(—)	(—)	(—)	(—)	(R/W)		
Note : When writing to SSR0 register, write "0" except for SEN0.										

• Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corp. is used for Fujitsu standard serial on-board writing.




Note : Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the flash microcontroller programmer (AF220, AF210, AF120 and AF110), general-purpose common cable for connection (AZ210) and connectors.

• Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description				
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting $MD2 = 1$, $MD1 = 1$ and $MD0 = 0$.				
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.				
P60, P61	Write program start pins	Input a Low level to P60 and a High level to P61.				
RST	Reset input pin	—				
SIN0	Serial data input pin	UART0 is used as CLK synchronous mode.				
SOT0	Serial data output pin	In write mode, the pins used for the UART0 CLK synchronous mode are				
SCK0	Serial clock input pin	SIN0, SOT0, and SCK0.				
Vcc	Power source input pin	When supplying the write voltage (MB90F337 : 3.3 V±0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.				
Vss	GND Pin	Share GND with the flash microcontroller programmer.				

The control circuit shown in the figure is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the /TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F337 serial clock frequency that can be input is determined by the following expression. Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Inputable serial clock frequency = $0.125 \times \text{oscillation clock frequency}$.

Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the flash microcontroller	Maximum serial clock frequency that can be set with the AF220/AF210/ AF120/AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

• System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corp.)

P	art number	Function						
	AF220/AC4P	Model with internal Ethernet interface	/100 V to 220 V power adapter					
Unit	AF210/AC4P	Standard model	/100 V to 220 V power adapter					
Unit	AF120/AC4P	Single key internal Ethernet interface mode	/100 V to 220 V power adapter					
	AF110/AC4P	Single key model	/100 V to 220 V power adapter					
AZ22	1	PC/AT RS232C cable for writer						
AZ210	0	Standard target probe (a) length : 1 m						
FF20 ⁻	1	Control module for Fujitsu F ² MC-16LX flash micro	controller control module					
AZ290	0	Remote controller						
/P2		2 MB PC Card (option) Flash memory capacity to	respond to 128 KB					
/P4		4 MB PC Card (option) Flash memory capacity to	respond to 512 KB					

Contact to : Yokogawa Digital Computer Corporation TEL : 81-423-33-6224

Note : The AF200 flash microcontroller programmer is a retired product, but it can be supported using control module FF201.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Dexemptor	Symbol	Ra	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	nemarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 4.0	V	
		$V_{\text{SS}} - 0.3$	Vss + 4.0	V	*2
Input voltage*1	Vı	$V_{\text{SS}}-0.3$	Vss + 6.0	V	N-ch open-drain (Withstand voltage I/O of 5 V)*3
		- 0.5	Vss + 4.5	V	USB I/O
	Va	Vss - 0.3	Vss + 4.0	V	*2
Output voltage*1	Vo	- 0.5	Vss + 4.5	V	USB I/O
Maximum clamp current		- 2.0	+2.0	mA	*4
Total maximum clamp current	Σ	_	20	mA	*4
"L" level maximum output	IOL1		10	mA	Other than USB I/O*5
current	Iol2		43	mA	USB I/O*5
	OLAV1		4	mA	*6
"L" level average output current	Iolav2		15/4.5	mA	USB-IO (Full speed/Low speed) *6
"L" level maximum total output current	ΣΙοι		100	mA	
"L" level average total output current	ΣΙοιαν		50	mA	*7
"H" level maximum output	Іон1		- 10	mA	Other than USB I/O*5
current	Іон2		- 43	mA	USB I/O*5
(1) 17 Januari ann an Anna A	Іонаν1		- 4	mA	*6
"H" level average output current	Іонау2		-15/-4.5	mA	USB-IO (Full speed/Low speed) *6
"H" level maximum total output current	ΣІон	_	- 100	mA	
"H" level average total output current	ΣΙοήαν	_	- 50	mA	*7
Power consumption	Pd		270	mW	
Operating temperature	TA	- 40	+ 85	°C	
	Tata	- 55	+ 150	°C	
Storage temperature	Tstg	- 55	+ 125	°C	USB I/O

*1 : The parameter is based on $V_{\text{SS}} = 0.0 \text{ V}.$


*2 : VI and Vo must not exceed Vcc + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.

*3 : Applicable to pins : P60 to P67, UTEST

(Continued)

(Continued)

- *4 : Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P54
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than P60 to P67, DVP, DVM, HVP, HVM, UTEST, HCON
 - Sample recommended circuits:



- *5 : A peak value of an applicable one pin is specified as a maximum output current.
- *6 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.
- *7 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$

Parameter	Symbol	Va	lue	Unit	Remarks
Falailletei	Symbol	Min	Max	Unit	
		3.0	3.6	V	At normal operation (When using USB)
Power supply voltage	Vcc	2.7	3.6	V	At normal operation (When not using USB)
		1.8	3.6	V	Hold state of stop operation
	VIH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
	VIHS1	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
Input "H" voltage	VIHS2	0.8 Vcc	Vss + 5.3	V	N-ch open-drain (Withstand voltage I/O of 5 V)*
	VIHM	V cc - 0.3	Vcc + 0.3	V	MD pin input
	VIHUSB	2.0	Vcc + 0.3	V	USB pin input
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
input L voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILUSB	Vss	0.8	V	USB pin input
Differential input sensitivity	VDI	0.2	_	V	USB pin input
Differential common mode input voltage range	Vсм	0.8	2.5	V	USB pin input
Operating	TA	- 40	+ 85	°C	When not using USB
temperature	IA	0	+ 70	°C	When using USB

* : Applicable to pins : P60 to P67, UTEST

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

Deremeter	Sym-	Din nomo	Conditions		Value	•	llmit	Remarks			
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks			
Output "H" voltage	Vон	Output pins other than P60 to P67, HVP, HVM, DVP, DVM	Iон = -4.0 mA	Vcc - 0.5		Vcc	V				
Ū		hvp, hvm, dvp, dvm	R∟ = 15 kΩ ± 5%	2.8	_	3.6	V				
Output "L"	Vol	Output pins other than HVP, HVM, DVP, DVM	IoL = 4.0 mA	Vss		Vss + 0.4	V				
voltage		hvp, hvm, dvp, dvm	R∟ = 1.5 kΩ ± 5%	0		0.3	V				
Input leak current	Iı.	Output pins other than P60 to P67, HVP, HVM, DVP, DVM	Vcc = 3.3 V, Vss < Vı < Vcc	- 10		+ 10	μA				
		hvp, hvm, dvp, dvm		- 5		+ 5	μA				
Pull-up resistance	RPULL	P00 to P07, P10 to P17	Vcc = 3.3 V, T _A = + 25 °C	25	50	100	kΩ				
Open drain output current		P60 to P67	_		0.1	10	μA				
						$V_{CC} = 3.3 V$, Internal frequency 24 MHz, At normal operating		55	65	mA	MB90F337
	loo	lcc	At USB operating (USTP = 0)		50	60	mA	MB90337			
	ICC		Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating	_	50	60	mA	MB90F337			
Power			At non-operating USB (USTP = 1)		45	55	mA	MB90337			
supply current	Iccs	Vcc	$V_{\rm CC} = 3.3$ V, Internal frequency 24 MHz, At sleep mode		25	40	mA				
			Vcc = 3.3 V, Internal frequency 24 MHz, At timer mode		3.5	10	mA				
	Істѕ		Vcc = 3.3 V, Internal frequency 3 MHz, At timer mode	_	1.0	2.0	mA				
	Іссн		T _A = +25 °C, At stop mode		1	40	μA				

(Continued)

(Continued)


(Continued)			$(Vcc = 3.3 V \pm$	0.3 V, Vs	ss = 0.0) V, T _A =	– 40 ^c	C to +85 °C)
Parameter	Sym-	Pin name	Conditions		Value	Unit	Remarks	
Falametei	bol	Fininanie	Conditions	Min	Тур	Max	Unit	nemarks
Input capacitance		Other than Vcc and Vss	_	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	Rdown	MD2	$V_{CC} = 3.0 V$ At T _A = +25 °C	25	50	100	kΩ	MB90337
USB I/O output impedance	Zusb	DVP, DVM HVP, HVM	_	3		14	Ω	


Note : P60 to P67 are N-ch open-drain pins usually used as CMOS.


4. AC Characteristics

(1) Clock input timing


			(00 - 0.0	,		
Parameter	Sym-	Pin		Value		Unit	Remarks
Falametei	bol	name	Min	Тур	Max	Unit	nemarks
Clock frequency	fault	X0, X1		6		MHz	When oscillator is used
Clock frequency	fсн	AU, AT	6	_	24	MHz	External clock input
Clock cycle time	thcyl	X0, X1	_	166.7	_	ns	When oscillator is used
	LHCYL		166.7	_	41.7	ns	External clock input
Input clock pulse width	Рwн Pw∟	X0	10			ns	A reference duty ratio is 30% to 70%.
Input clock rise time and fall time	tcr tcf	X0			5	ns	At external clock
Internal operating clock frequency	fср		3		24	MHz	When main clock is used
Internal operating clock cycle time	tcp		42		333	ns	When main clock is used












(2) Reset

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Sym-	Pin	Conditions	Value			Remarks	
Falameter	bol	name	Conditions	Min	Max	Unit	nemarks	
Reset input time	trstl	RST	_	500		ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode	
				Oscillation time of oscillator* + 500 ns		μs	At stop mode	

* : Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a ceramic oscillator, and 0 milliseconds on an external clock.



(3) Power-on reset


 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol Pin nam		Conditions	Va	lue	Unit	Remarks	
Falameter	Symbol		Conditions	Min	Max	Unit	neillaiks	
Power supply rising time	tR	Vcc		0.05	30	ms		
Power supply shutdown time	toff	Vcc		1	_	ms	Waiting time until power-on	


Notes : • Vcc must be lower than 0.2 V before the power supply is turned on.

• The above standard is a value for performing a power-on reset.

• In the device, there are internal registers which is initialized only by a power-on reset. When the initial ization of these items is expected, turn on the power supply according to the standards.



Note : Sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.



(4) UART0, UART1 I/O extended serial timing


 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Falameter	Symbol	Fininame	Conditions	Min	Max	Onit
Serial clock cycle time	tscyc	SCKx		8 t cp		ns
SCK $\downarrow \rightarrow$ SOT delay time	tslov	SCKx SOTx	Internal shift clock	- 80	+ 80	ns
Valid SIN $ ightarrow$ SCK \uparrow	tıvsн	SCKx SINx	Mode output pin is $C_{L} = 80 \text{ pF} + 1 \text{ TTL}$	100		ns
$SCK \uparrow \rightarrow valid$ SIN hold time	tsнıx	SCKx SINx		60	_	ns
Serial clock H pulse width	tshsl	SCKx, SINx		4 t _{CP}	_	ns
Serial clock L pulse width	tslsh	SCKx, SINx		4 t _{CP}		ns
SCK $\downarrow \rightarrow$ SOT delay time	tslov	SCKx SOTx	External shift clock Mode output pin is		150	ns
Valid SIN \rightarrow SCK \uparrow	tıvsн	SCKx SINx	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	60		ns
$SCK \uparrow \rightarrow valid$ SIN hold time	tsнıx	SCKx SINx		60		ns

Notes : • Above rating is the case of CLK synchronous mode.

 $\bullet\ C_{\mbox{\tiny L}}$ is a load capacitance value on pins for testing.

• tcp is the machine cycle period (unit : ns) . Refer to " (1) Clock input timing".



(5) I²C timing

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Paramotor	Symbol	Conditions	Va	lue	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	kHz
(Repeat) [start] condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta	Power-supply of external pull-up resistor at 5.0 V	4.0		μs
SCL clock "L" width	tLOW	R = 1.2 kΩ, C = 50 pF ^{*2}	4.7		μs
SCL clock "H" width	tніgн	Power-supply of external pull-up resistor	4.0		μs
Repeat [start] condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	at 3.6 V R = 1.0 kΩ, C = 50 pF*²	4.7		μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t hddat		0	3.45* ³	μs
Data setup time		Power-supply of external pull-up resistor at 5.0 V $f_{CP}^{*1} \le 20 \text{ MHz}, R = 1.2 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$ Power-supply of external pull-up resistor at 3.6 V $f_{CP}^{*1} \le 20 \text{ MHz}, R = 1.0 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$	250*4	_	
SDA ↓ ↑ → SCL ↑	İ SUDAT	Power-supply of external pull-up resistor at 5.0 V f _{CP} ^{*1} > 20 MHz, R = 1.2 k Ω , C = 50 pF ^{*2} Power-supply of external pull-up resistor at 3.6 V f _{CP} ^{*1} > 20 MHz, R = 1.0 k Ω , C = 50 pF ^{*2}	200*4		ns
[Stop] condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t susto	Power-supply of external pull-up resistor at 5.0 V	4.0		μs
Bus free time between [stop] condition and [start] condition	tв∪s	$\begin{array}{l} R=1.2 \ \mathrm{k}\Omega, \ C=50 \ \mathrm{p}F^{*2}\\ Power-supply \ \mathrm{of} \ \mathrm{external} \ \mathrm{pull-up} \ \mathrm{resistor}\\ \mathrm{at} \ 3.6 \ V\\ R=1.0 \ \mathrm{k}\Omega, \ C=50 \ \mathrm{p}F^{*2} \end{array}$	4.7		μs

*1 : fcP is internal operating clock frequency. Refer to "(1) Clock input timing".

*2 : R and C are pull-up resistance of SCL and SDA lines and load capacitance.


*3 : The maximum thodat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

*4 : Refer to "• Note of SDA, SCL set-up time".



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




(6) Timer Input Timing

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	Unit		
Farameter	Symbol	Finitianie	conditions	Min	Max	Onit	
Input pulse width	t⊤iwн t⊤iw∟	PWC	_	4 tcp	—	ns	


Note : tcp is the machine cycle period (unit : ns) . Refer to " (1) Clock input timing".



(7) Timer output timing

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	
Farameter	Symbol	Finnanie	Conditions	Min	Max	Onit	
$CLK \uparrow \rightarrow T_{OUT}$ change time PPG0 to PPG3 change time	tто	PPGx		30		ns	




(8) Trigger Input Timing

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Din name	Conditions	Val	lue	Unit	Remarks	
Falameter	Symbol		Conditions	Min	Max	Omt	nenialks	
Input pulse width	t trgh	INTx		5 tcp	—	ns	At normal operating	
	t trgl			1	_	μs	At Stop mode	

Note : tcp is the machine cycle period (unit : ns) . Refer to " (1) Clock input timing".




5. USB characteristics

			`	,		$V, TA = 0^{-1}C(0 + 70^{-1}C)$
Parameter	Symbol	Sym-	Va	lue	Unit	Remarks
raianeter	Cymbol	bol	Min	Max	onic	nomarko
	Input High level voltage	VIH	2.0		V	
Input	Input Low level voltage	Vı∟		0.8	V	
characteristics	Differential input sensitivity	VDI	0.2		V	
	Differential common mode range	Vсм	0.8	2.5	V	
	Output High level voltage	Vон	2.8	3.6	V	Іон = -200 μА
	Output Low level voltage	Vol	0.0	0.3	V	IoL = 2 mA
	Cross over voltage	VCRS	1.3	2.0	V	
	Discting	t _{FR}	4	20	ns	Full Speed
Output	Rise time	tlr	75	300	ns	Low Speed
characteristics	Fall time	tff	4	20	ns	Full Speed
	Fair ume	t∟⊧	75	300	ns	Low Speed
	Dising/folling time motohing	t RFM	90	111.11	%	(Tfr/Tff)
	Rising/falling time matching	t RLM	80	125	%	(Tlr/Tlf)
	Output impedance	Zdrv	28	44	Ω	Including Rs = 27 Ω
Series resistance) 	Rs	25	30	Ω	Recommended value = 27 Ω at using USB*


(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = 0 °C to +70 °C)

* : Arrange the series resistance RS values in order to set the impedance value within the output impedance ZSRV.


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



• Load condition (Full Speed)



• Load condition (Low Speed)



Parameter	Condition		Value		Unit	Remarks
Farameter	Condition	Min	Тур	Мах	Unit	neillaiks
Sector erase time (4 Kbytes sector)		—	0.2	0.5	s	Excludes 00 ^H programming prior to erasure.
Sector erase time (16 Kbytes sector)	T _A = + 25 °C	_	0.5	7.5	S	Excludes 00 _H programming prior to erasure.
Chip erase time	Vcc = 3.0 V		2.6	_	S	Excludes 00 _H programming prior to erasure.
Word (8 bits width) programming time			16	3600	μs	Except for over head time of system
Program/erase cycle	—	10000	_	—	cycle	
Flash data retention time	Average T _A = +85 °C	20			year	*


6. Flash memory write/erase characteristics


* : This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F337PFM MB90337PFM	64-pin plastic LQFP (FPT-64P-M09)	
MB90V330A	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
4	■ PRODUCT LINEUP	Changed VBUS to UTEST.
5	■ PIN ASSIGNMENT	
7	■ PIN DESCRIPTION Pin no. 56, 57, 58	Changed the description; Data input pin for simple serial I/O \rightarrow Data input pin for extended I/O serial interface
	Pin no. 1	For pin name, VBUS \rightarrow UTEST For status at reset/ function, VBUS \rightarrow UTEST input For function, "Status detection pin of USB cable (withstand voltage of 5 V)" \rightarrow "USB test pin. Connect this to a pull-down resistor during normal usage."
10	 HANDLING DEVICES 5. About crystal oscillator circuit 	Added at the end of the section; Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.
12	BLOCK DIAGRAM	Changed VBUS to UTEST.
16	■ I/O MAP Address 000060н	For the register, PWC Dividing Ratio Register \rightarrow PWC Dividing Ratio Control Register
17	Address 000072H	For the register, I²C Bus Clock Selection Register \rightarrow I²C Bus Clock Control Register
	Address 0000A0H	For the register, Low Power Consumption Mode Register \rightarrow Low Power Consumption Mode Control Register
	Address 0000A8H	For the register, Watchdog Control Register \rightarrow Watchdog Timer Control Register
	Address 0000AEH	For the register abbreviation, $FMCR \to FMCS$
18	Address 0000D1H	Prohibited \rightarrow UDC Control Register
19	Address 0000D2H	For the initial value, $X1000000_B \rightarrow 01000000_B$
	Address 0000D3H	For the initial value, XXXX000X $_{B} \rightarrow XXXX0000 _{B}$
	Address 0000DF _H	For the initial value, $0000000_B \rightarrow XXXXX000_B$
	Address 0000E0H	For the initial value, $0000000_B \rightarrow XX00000_B$
	Address 0000E4H	For the initial value, XXXXXXXB \rightarrow 0XXXXXXB
	Address 0000E5H	For the initial value, $100XX00X_B \rightarrow 100XX000_B$
	Address 0000Е9н, 0000EBн, 0000EDн, 0000EFн	For the initial value, $1000000X_B \rightarrow 1000000_B$
20	Address 00790CH	For the register, Flash Program Control Register 0 \rightarrow Flash Memory Program Control Register 0
	Address 00790DH	For the register, Flash Program Control Register 1 \rightarrow Flash Memory Program Control Register 1

	Section	Change Results
22	■ INTERRUPT SOURCES,	For the μ DMAC, "2 to 6" \rightarrow "2 to 6 [*] 2".
23	INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS. USB function 2	Added the footnote of *2.
	Content of USB Interruption Factor USB function 2	Added the " * " and its footnote.
	USB function 3	Deleted the VOFF, VON.
34	 PERIPHERAL RESOURCES 5. Multifunction timer 8/16-bit PPG timer 	PPG control register (PPGC0 to PPGC3) \rightarrow PPG operation mode control register (PPGC0 to PPGC3)
		PPG clock control register (PCS01, PCS23) \rightarrow PPG output control register (PPG01, PPG23)
38	PWC timer	Ratio of dividing frequency control register (DIVR) \rightarrow PWC ratio of dividing frequency control register (DIVR)
41	6. UART	Serial input/output register (SIDR0, SIDR1/SODR0, SODR1) \rightarrow Serial input/output data register (SIDR0, SIDR1/SODR0, SODR1)
		Serial data register (SSR0, SSR1) \rightarrow Serial status register (SSR0, SSR1)
45	8. I ² C Interface	I^2C bus clock selection register (ICCR0) \rightarrow I^2C bus clock control register (ICCR0)
47	9. USB Function	Deleted the following list; • Capable of detection of connection and disconnection by monitoring the USB bus power line.
		Changed the register list in UDC control register (UDCC) and EP0 control register (EP0C).
48		Changed the register list in Time stamp register (TMSP), UDC status register (UDCS), and UDC Interrupt enable register (UDCIE).
49		For EP0O status register (EP0OS), changed to "Reserved" for the bit8 and bit7 and changed the initial value.
		For EP1 status register (EP1S), changed to "Reserved" for the bit12 and changed (R/W) to (R) in the bit8 to bit0.
		For EP2/3/4/5 status register (EP2S to EP5S), changed to "Reserved" for bit12, bit8, bit7, (R/W) to (R) for the bit6 to bit0, and changed the initial values.
51	10. USB Mini-HOST	Deleted all of the "USB" from the register names. Changed the "USB retry timer setting register 0/1/2 (HRTIMER)" to "Retry timer setting register (HRTIMER)".


(Continued)


(Continued)

Page	Section	Change Results
52	■ PERIPHERAL RESOURCES 10. USB Mini-HOST	Deleted all of the "USB" from the register names. Changed the "USB EOF setting register 0/1 (HEOF)" to "EOF setting register (HEOF)".
		Changed the "USB token end point register (HTOKEN)" to "Host token end point register (HTOKEN)".
65	19. 512 Kbits flash memory	Flash memory control register (FMCS) \rightarrow Flash memory control status register (FMCS)
68	 ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings 	For "L" level average output current, loLav "3" \rightarrow loLav1 "4", loLav2 "15/4.5"
		For "L" level maximum total output current, ΣI_{0L} "60" $\rightarrow \Sigma I_{0L}$ "100"
		For "L" level average total output current, ΣI_{OLAV} "30" $\rightarrow \Sigma I_{OLAV}$ "50"
		For "H" level average output current, lohav " -3 " \rightarrow lohav1 " -4 ", lohav2 " $-15/-4.5$ "
		For "H" level maximum total output current, ΣI_{OH} " $- 60$ " $\rightarrow \Sigma I_{OH}$ " $- 100$ "
		For "H" level average total output current, Σ IoHAV " $- 30$ " $\rightarrow \Sigma$ IOHAV " $- 50$ "
		Changed the footnote *3 "Applicable to pins : P60 to P67, VBUS" to "Applicable to pins : P60 to P67, UTEST"
69		Changed the "VBUS" to "UTEST" in the footnote *4 "• Note that analog system input/output pins other than P60 to P67, DVP,DVM, HVP, HVM, UTEST, HCON".
70	2. Recommended Operating Conditions	Deleted the "Series resistance". Changed the "VBUS" to "UTEST" in the footnote.
72	3. DC Characteristics	Added the "USB I/O output impedance".
76	4. AC Characteristics(3) Power-on reset	Changed the minimum value of the "Power supply rising time" : "—" \rightarrow "0.05"
78	(5) I ² C timing	Added "*4" to the minimum value in the "Data setup time SDA $\downarrow\uparrow\rightarrow$ SCL \uparrow " Added the footnote : *4 : Refer to " • Note of SDA, SCL set-up time".
81	5. USB characteristics	For the symbol of parameter, Output resistance of Output characteristics → Output impedance of Out- put characteristics. Added the "Series resistance".
82		Changed the figures of " • Load condition (Full Speed)" and " • Load condition (Low Speed)"
84	■ ORDERING INFORMATION	Added the MB90V330A.


The vertical lines marked in the left side of the page show the changes.











FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.