Memory FRAM

64 K (8 K imes 8) Bit SPI

MB85RS64V

■ DESCRIPTION

MB85RS64V is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 8,192 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS64V adopts the Serial Peripheral Interface (SPI).


The MB85RS64V is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS64V can be used for 10¹² read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM. MB85RS64V does not take long time to write data like Flash memories or E²PROM, and MB85RS64V takes no wait time.

■ FEATURES

Bit configuration	: 8,192 words \times 8 bits
 Serial Peripheral Interface 	: SPI (Serial Peripheral Interface)
	Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
Operating frequency	: 20 MHz (Max)
High endurance	: 1 trillion Read/Writes per byte
Data retention	: 10 years (+85 °C)
Operating power supply voltage	: 3.0 V to 5.5 V
Low power consumption	: Operating power supply current 1.5 mA (Typ@20 MHz)
	Standby current 10 μA (Typ)
Operation ambient temperature ra	ange : – 40 °C to +85 °C
Package	: 8-pin plastic SOP (FPT-8P-M02) RoHS compliant



■ PIN ASSIGNMENT




■ PIN FUNCTIONAL DESCRIPTIONS


Pin No.	Pin Name	Functional description
1	CS	Chip Select pin This is an input pin to make chips select. When \overline{CS} is the "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored at this time. When \overline{CS} is the "L" level, device is in select (active) status. \overline{CS} has to be the "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	WP	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see " STATUS REGISTER") is protected in related with WP and WPEN. See " WRITING PROTECT" for detail.
7	HOLD	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When HOLD is the "L" level, hold operation is activated, SO becomes High-Z, SCK and SI be- come don't care. While the hold operation, \overline{CS} has to be retained the "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	GND	Ground pin


PRELIMINARY

BLOCK DIAGRAM




SPI MODE





■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS64V works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (see "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR com- mand are possible.
6 to 4	_	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write
2	BP0	protect block for the WRITE command (see " BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. The rising edge of CS after WRSR command recognition. The rising edge of CS after WRITE command recognition.
0	0	This is a bit fixed to "0".

■ OP-CODE


MB85RS64V accepts 7 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If \overline{CS} is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111 _в

■ COMMAND


• WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRITE command and WRSR command) are not performed when WEL is reset.




• RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of \overline{CS} .




• WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. the WP signal level shall be fixed before performing the WRSR command, and do not change the WP signal level until the end of command sequence.



• READ

The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The 3-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.



• WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The 3-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen \overline{CS} will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.

	~ ~ ~
\overline{CS}	
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 18 19 20 21 22 23 24 25 26 27 28 29 30 31
SCł	
	- OP-CODE Jata In
SI	100000010(XXXX12(11(10)5(4)3(2)1(0)7(6)5(4)3(2)1(0))
	MSB LSB'MSB LSB
SO	High-Z
SO	

• RDID

The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/ Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit after 32-bit Device ID output by continuously sending SCK clock before CS is risen.

cs	cs									
scкi 2 3 4 5 6 7 8 9 10 11 31 32 33 34 35 36 37 38 39										
SI $1 0 0 1 1 1 1 1$ Invalid \cdots										
SO High-Z Data Out $31/30/29/28/$ \dots Data Out MSB Data Out $X 8 \sqrt{7} \sqrt{6} \sqrt{5} \sqrt{4} \sqrt{3} \sqrt{2} \sqrt{1} \sqrt{0}$ LSB										
					it]	
	7	6	5	4	3	2	1	0	Hex	
Manufacturer ID	0	0	0	0	0	1	0	0	04 н	Fujitsu
Continuation code	0	1	1	1	1	1	1	1	7 Fн	
	Pron	rietary				Densit	V		Hex]
Product ID (1st Byte)	0	0	0	0	0	0	y 1	1	03 н	Density: 00011 _B = 64kbit
	L	L	1	L		1		1	1	II
	Proprietary use						Hex			
Product ID (2nd Byte)	0	0	0	0	0	0	1	0	02н	

■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	1800н to 1FFFн (upper 1/4)
1	0	1000н to 1FFFн (upper 1/2)
1	1	0000н to 1FFFн (all)


WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

■ HOLD OPERATION

Hold status is retained without aborting a command if HOLD is the "L" level while CS is the "L" level. The timing for starting and ending hold status depends on the SCK to be the "H" level or the "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "L" level when SCK is "H" level, return the HOLD pin to "H" level, return the HOLD pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become don't care. And, SO becomes High-Z while reading command (RDSR, READ). If CS is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to HOLD status.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit	
Farameter	Symbol	Min	Max	Onit
Power supply voltage*	Vdd	- 0.5	+ 6.0	V
Input voltage*	VIN	- 0.5	$V_{\text{DD}} + 0.5 \ (\le 6.0)$	V
Output voltage*	Vout	- 0.5	$V_{\text{DD}} + 0.5 \ (\le 6.0)$	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	- 40	+ 125	°C

*:These parameters are based on the condition that V_{SS} is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit			
Falametei	Symbol	Min	Тур	Max	Unit	
Power supply voltage*	Vdd	3.0	—	5.5	V	
Input high voltage*	VIH	$V_{\text{DD}} imes 0.8$	—	V _{DD} + 0.3	V	
Input low voltage*	VIL	- 0.3		$V_{\text{DD}} imes 0.2$	V	
Operation ambient temperature	TA	- 40		+ 85	°C	

*:These parameters are based on the condition that V_{SS} is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol Condition			Unit		
Parameter			Min	Тур	Max	Unit
		$\overline{\text{CS}} = 0 \text{ V to V}_{\text{DD}}$	—		200	
Input leakage current	[1]	$\overline{WP}, \overline{HOLD}, SCK, \\ SI = 0 V to V_{DD}$	_	_	10	μA
Output leakage current	ILO	$SO = 0 V to V_{DD}$			10	μA
Operating power supply current	DD	SCK = 20 MHz	_	1.5	2.5 (TBD)	mA
Standby current	lsв	$SCK = SI = \overline{CS} = V_{DD}$		10	20 (TBD)	μA
Output high voltage	Vон	Iон = −2 mA	$V_{\text{DD}}-0.5$		Vdd	V
Output low voltage	Vol	IoL = 2 mA	Vss		0.4	V
Pull up resistance for \overline{CS}	R₽		28	50	—	kΩ


2. AC Characteristics

Deveneter	Cymhal	Vá	Value		
Parameter	Symbol	Min	Max	– Unit	
SCK clock frequency	fcк	0	20	MHz	
Clock high time	tсн	25		ns	
Clock low time	tc∟	25	—	ns	
Chip select set up time	tcsu	10		ns	
Chip select hold time	tсsн	10		ns	
Output disable time	top		20	ns	
Output data valid time	todv		20	ns	
Output hold time	toн	0		ns	
Deselect time	to	60		ns	
Data in rising time	tR		50	ns	
Data falling time	t⊧		50	ns	
Data set up time	ts∪	5		ns	
Data hold time	tн	5		ns	
HOLD set up time	tнs	10		ns	
HOLD hold time	tнн	10		ns	
HOLD output floating time	tнz		20	ns	
HOLD output active time	t∟z	_	20	ns	

AC Test Condition

Power supply voltage: 3.0 V to 5.5 VOperation ambient temperature: $-40 \degree C$ to $+85 \degree C$ Input voltage magnitude: $V_{DD} \times 0.1$ to $V_{DD} \times 0.9$ Input rising time: 5 nsInput falling time: 5 nsInput judge level: $V_{DD}/2$ Output judge level: $V_{DD}/2$

AC Load Equivalent Circuit




3. Pin Capacitance


Parameter	Symbol	Conditions	Value		Unit
		Conditions	Min	Max	Omt
Output capacitance	Co	$V_{DD} = V_{IN} = V_{OUT} = 0 V$		10	pF
Input capacitance	Cı	$f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$		10	pF

■ TIMING DIAGRAM

Serial Data Timing




• Hold Timing



■ POWER ON/OFF SEQUENCE

Because turning the power-on from an intermediate level may cause malfunctions, when the power is turned on, V_{DD} is required to be started from 0 V. If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.



Parameter	Symbol	Value		Unit
Falameter		Min	Max	Onit
CS level hold time at power OFF	tpd	400		ns
CS level hold time at power ON	tpu	0.1	—	ms
Power supply falling time	tf	200	—	μs/V
Power supply rising time	tr	100		μs/V

■ NOTE ON USE


Data written before performing IR reflow is not guaranteed after IR reflow.


■ ORDERING INFORMATION

Part number	Package	Shipping form	Minimum shipping quantity
MB85RS64VPNF-G-JNE1	8-pin plastic SOP (FPT-8P-M02)	Tube	1
MB85RS64VPNF-G-JNERE1	8-pin plastic SOP (FPT-8P-M02)	Embossed Carrier tape	1500



PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/*

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel : +86-21-6146-3688 Fax : +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department