

FRAM

MB85RS1MT (1Mbit SPI)

MB85RS1MT is a 1M-bits FRAM LSI with serial interface (SPI), using the ferroelectric process and CMOS process technologies for forming the nonvolatile memory cells. Because FRAM is able to write high-speed even though a nonvolatile memory, it is suitable for the log management and the storage of the resume data, etc.


■FEATURES

- **Bit configuration :** 131,072 words × 8 bits
- **Serial Peripheral Interface :** SPI(Serial Peripheral Interface)
Correspondent to SPI mode 0 (0,0) and mode 3 (1,1)
- **Operating frequency :** 1.8V to 2.7V 25 MHz (Max.),
2.7V to 3.6V 30 MHz (Max.)
- **Operating frequency (Fast Read) :** 1.8V to 2.7V 25MHz (Max.),
2.7V to 3.6V 40MHz (Max.)
- **High endurance :** 10¹³ Read/Write per byte
- **Data retention :** 10 years (+85deg.C)
- **Operating power supply voltage :** 1.8V to 3.6V
- **Low power consumption :** Operating power supply current 9.5mA (Max@30MHz)
Standby current 25μA (Typ) / 120μA (Max)
Sleep mode current - / 10μA (Max)
- **Operation ambient temperature :** -40deg.C to +85deg.C
- **Package :** 8-pin plastic SOP (FPT-8P-M02)
RoHS compliant

■ORDERING INFORMATION


Product name	Package	Shipping form	Minimum shipping quantity
MB85RS1MTPNF-G-JNE1	Plastic • SOP,8-pins (FPT-8P-M02) 3.90mm×5.05mm,1.27mm pitch	Tube	1
MB85RS1MTPNF-G-JNERE1		Embossed Carrier tape	1500

■PACKAGE EXAMPLE OF REFERENCE



Plastic SOP 8-pins
(FPT-8P-M02)

■PIN ASSIGNMENT



Pin No.	Pin name	Description
1	$\overline{\text{CS}}$	Chip Select pin This is an input pin to make chips select. When $\overline{\text{CS}}$ is the "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When $\overline{\text{CS}}$ is the "L" level, device is select (active) status. $\overline{\text{CS}}$ has to be the "L" level before inputting op-code.
3	$\overline{\text{WP}}$	Write Protect pin This is a pin to control writing to a status register. The writing of status register is protected in related with $\overline{\text{WP}}$ and WPEN.
7	$\overline{\text{HOLD}}$	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When $\overline{\text{HOLD}}$ is the "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become don't care. While the hold operation, $\overline{\text{CS}}$ has to be retained the "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin

■BLOCK DIAGRAM

